

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	e200z4
Core Size	32-Bit Tri-Core
Speed	180MHz
Connectivity	CANbus, Ethernet, FlexRay, I ² C, LINbus, SPI
Peripherals	DMA
Number of I/O	64
Program Memory Size	6MB (6M x 8)
Program Memory Type	FLASH
EEPROM Size	256K x 8
RAM Size	608K x 8
Voltage - Supply (Vcc/Vdd)	1.2V, 3.3V, 5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	176-LQFP Exposed Pad
Supplier Device Package	176-eLQFP (24x24)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/spc58ne84e7qmsar

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Figure 1. Block diagram



Symbol		0	Doromotor	Conditiono		Value ⁽¹⁾			
Symbol			Parameter	Conditions	Min	Тур	Max	Unit	
V _{SS_HV_ADR_D} - V _{SS_HV_ADV}	SR	D	V _{SS_HV_ADR_D} differential voltage	_	-25	_	25	mV	
V _{DD_HV_ADR_S}	V_ADR_S SR P SAR ADC — 3.0 — 5.5 reference voltage		5.5	V					
V _{DD_HV_ADR_S} - V _{DD_HV_ADV}	SR	D	SAR ADC reference differential voltage	_	V _{DD_HV_ADV} -10%	D_HV_ADV — 25 -10%		mV	
V _{SS_HV_ADR_S}	SR	Ρ	SAR ADC ground reference voltage	_	V _{SS_HV_ADV}		V		
V _{SS_HV_ADR_S} - V _{SS_HV_ADV} SR		D	V _{SS_HV_ADR_S} differential voltage	_	-25	_	25	mV	
V _{RAMP_LV}	SR	D	Slew rate on core power supply pins	V _{DD_LV} V _{DD_LV_BD}	_	—	20	V/ms	
V _{RAMP_HV}	SR	D	Slew rate on HV power supply	_	_	—	100	V/ms	
V _{IN}	SR	Р	I/O input voltage range	_	0	—	5.5	V	
I _{INJ1}	SR	Т	DC Injection current (per pin) without performance degradation ⁽⁸⁾ (⁹⁾ (10)	Digital pins and analog pins	-3.0	_	3.0	mA	
I _{INJ2}	SR	D	Dynamic Injection current (per pin) with performance degradation ⁽¹⁰⁾ (11)	Digital pins and analog pins	-10	_	10	mA	

Table 5. Operating conditions (continued)

1. The ranges in this table are design targets and actual data may vary in the given range.

2. The maximum number of PRAM wait states has to be configured according to the system clock frequency. Refer to Table 6.

3. Core voltage as measured on device pin to guarantee published silicon performance.

4. In the range [1.14-1.08]V, the device functionality and specifications are granted and the device is expected to receive a flag by the internal LVD100 monitors to warn that the regulator (internal or external), providing the V_{DD_LV} supply, exited the expected operating conditions. If the internal LVD100 monitors are disabled by the application, then an external voltage monitor with minimum threshold of V_{DD_LV}(min) = 1.08 V measured at the device pad, has to be implemented. Please refer to Section 3.16.3: Voltage monitors for the list of available internal monitors and to the Reference Manual for the configurability of the monitors.



- Core voltage can exceed 1.26 V with the limitations provided in Section 3.2: Absolute maximum ratings, provided that HVD134_C monitor reset is disabled.
- 1.260 V 1.290 V range allowed periodically for supply with sinusoidal shape and average supply value below or equal to 1.236 V at the given temperature profile.
- 7. S/D ADC is functional in the range 3.0 V < $V_{DD_HV_ADV}$ < 4.0 V and 3.0 V < $V_{DD_HV_ADR_D}$ < 4.0 V, but precision of conversion is not guaranteed.
- 8. Full device lifetime. I/O and analog input specifications are only valid if the injection current on adjacent pins is within these limits. See Section 3.2: Absolute maximum ratings for maximum input current for reliability requirements.
- 9. The I/O pins on the device are clamped to the I/O supply rails for ESD protection. When the voltage of the input pins is above the supply rail, current will be injected through the clamp diode to the supply rails. For external RC network calculation, assume typical 0.3 V drop across the active diode. The diode voltage drop varies with temperature.
- 10. The limits for the sum of all normal and injected currents on all pads within the same supply segment can be found in Section 3.8.3: I/O pad current specifications.
- Positive and negative Dynamic current injection pulses are allowed up to this limit, with different specifications for I/O, ADC accuracy and analog input. See the dedicated chapters for the different specification limits. See the Absolute Maximum Ratings table for maximum input current for reliability requirements. Refer to the following pulses definitions: Pulse1 (ISO 7637-2:2011), Pulse 2a(ISO 7637-2:2011 5.6.2), Pulse 3a (ISO 7637-2:2011 5.6.3), Pulse 3b (ISO 7637-2:2011 5.6.3).

PRAMC WS	Clock Frequency (MHz)
1	<u><</u> 180
0	<u><</u> 120

Table 6. PRAM wait states configuration

3.3.1 Power domains and power up/down sequencing

The following table shows the constraints and relationships for the different power domains. Supply1 (on rows) can exceed Supply2 (on columns), only if the cell at the given row and column is reporting 'ok'. This limitation is valid during power-up and power-down phases, as well as during normal device operation.





Figure 4. I/O output DC electrical characteristics definition

The following tables provide DC characteristics for bidirectional pads:

- *Table 13* provides output driver characteristics for I/O pads when in WEAK/SLOW configuration.
- Table 14 provides output driver characteristics for I/O pads when in MEDIUM configuration.
- Table 15 provides output driver characteristics for I/O pads when in STRONG/FAST configuration.

10%/90% is the default condition for any parameter if not explicitly mentioned differently.

 Table 16 provides output driver characteristics for I/O pads when in VERY STRONG/VERY FAST configuration.

Note:

Symbol		с	Parameter	Conditions		Unit		
					Min	Тур	Мах	onit
V _{ol_W}	CC	D	Output low voltage for Weak type PADs	I _{ol} = 0.5 mA V _{DD} = 5.0 V ± 10% V _{DD} = 3.3 V ± 10%	—	_	0.1*V _{DD}	V
V _{oh_W}	CC	D	Output high voltage for Weak type PADs	loh = 0.5 mA V _{DD} = 5.0 V \pm 10% V _{DD} = 3.3 V \pm 10%	0.9*V _{DD}	_	_	V

Table 13. WEAK/SLOW I/O output characteristics



Symbol		c	Baramotor	Conditions		Value		Unit
Symbol			Falametei	Conditions	Min	Тур	Мах	Unit
F _{max_S}	CC	Т	Maximum output frequency for	CL = 25 pF	_	—	50	MHz
			Strong type PADs	CL = 50 pF $V_{DD}=5.0 \text{ V} \pm 10\%$			25	MHz
				CL = 25 pF V _{DD} = 3.3 V ± 10%	_	_	25	MHz
				CL = 50 pF V _{DD} = 3.3 V ± 10%	_	_	12.5	MHz
t _{TR_S}	СС	Т	Transition time output pin	CL = 25 pF V _{DD} = 5.0 V ± 10%	3	—	10	ns
			configuration, 10%-90%	CL = 50 pF V _{DD} = 5.0 V ± 10%	5	_	16	
				CL = 25 pF V _{DD} = 3.3 V ± 10%	3	—	15	
				CL = 50 pF V _{DD} = 3.3 V ± 10%	5	_	26	
I _{DCMAX_S}	CC	D	Maximum DC	$V_{DD} = 5 V \pm 10\%$	_	—	8	mA
			current	V _{DD} = 3.3 V ± 10%		—	5.5	
tskew_s	СС	Т	Difference between rise and fall time, 90%-10%	_	_		25	%

Table 15. STRONG/FAST I/O output characteristics (continued)

Table 16. VERY STRONG/VERY FAST I/O output characteristics

Symbol		C	Paramotor	Conditions		Unit		
Symbol		C	Falameter	Conditions	Min	Тур	Мах	Onit
V _{ol_V}	CC	D	Output low voltage for Very	I _{ol} = 9.0 mA V _{DD} =5.0 V ± 10%	—	—	0.1*V _{DD}	V
			PADs	I _{ol} = 9.0 mA V _{DD} =3.3 V ± 10%	_		0.15*V _{DD}	V
V _{oh_V}	CC	D	Output high voltage for Very	I _{oh} = 9.0 mA V _{DD} = 5.0 V ± 10%	0.9*V _{DD}	—	—	V
			PADs	I _{oh} = 9.0 mA V _{DD} = 3.3 V ± 10%	0.85*V _{DD}	_	_	V
R_v	CC	Р	Output	V _{DD} = 5.0 V ± 10%	20	—	60	Ω
			Impedance for Very Strong type PADs	V _{DD} = 3.3 V ± 10%	18	_	50	



3.10 PLLs

Two phase-locked loop (PLL) modules are implemented to generate system and auxiliary clocks on the device.

Figure 7 depicts the integration of the two PLLs. Please, refer to device Reference Manual for more detailed schematic.



Figure 7. PLLs integration



Table 20. PLL0 electrical characteristics

Symbol		<u> </u>	Doromotor	Conditions		Unit		
Symbol		C	Farameter	Conditions	Min	Тур	Max	Unit
f _{PLL0IN}	SR	—	PLL0 input clock ⁽¹⁾	—	8	—	44	MHz
Δ_{PLL0IN}	SR	_	PLL0 input clock duty cycle ⁽¹⁾	—	40	_	60	%
f _{INFIN}	SR	_	PLL0 PFD (Phase Frequency Detector) input clock frequency	_	8	_	20	MHz
f _{PLL0VCO}	CC	Р	PLL0 VCO frequency	—	600	_	1400	MHz
f _{PLL0PHI0}	CC	D	PLL0 output frequency	—	4.762	—	400	MHz
f _{PLL0PHI1}	CC	D	PLL0 output clock PHI1	—	20	—	175 ⁽²⁾	MHz
t _{PLL0LOCK}	CC	Р	PLL0 lock time	—		_	100	μs
Apllophiospj (3)	сс	Т	PLL0_PHI0 single period jitter fPLL0IN = 20 MHz (resonator)	f _{PLL0PHI0} = 400 MHz, 6-sigma	_	_	200	ps



Symbol	Symbol		Deremeter	Conditions		Unit		
Symbol		C	Farameter	Conditions	Min	Тур	Max	Unit
^Δ pllophi1spj ⁽³	сс	Т	PLL0_PHI1 single period jitter fPLL0IN = 20 MHz (resonator)	f _{PLL0PHI1} = 40 MHz, 6- sigma	_	_	300 ⁽⁴⁾	ps
		сс т		10 periods accumulated jitter (80 MHz equivalent frequency), 6-sigma pk-pk	_	_	±250	ps
$\Delta_{PLLOLTJ}^{(3)}$	СС		jitter ⁽⁴⁾ f _{PLL0IN} = 20 MHz (resonator), VCO frequency = 800 MHz	16 periods accumulated jitter (50 MHz equivalent frequency), 6-sigma pk-pk	_	_	±300	ps
				long term jitter (< 1 MHz equivalent frequency), 6-sigma pk-pk)	_	_	±500	ps
I _{PLL0}	CC	Т	PLL0 consumption	FINE LOCK state	_	_	6	mA

Table 20. PLL0 electrical characteristics (continued)

1. PLL0IN clock retrieved directly from either internal RCOSC or external FXOSC clock. Input characteristics are granted when using internal RCOSC or external oscillator is used in functional mode.

 If the PLL0_PHI1 is used as an input for PLL1, then the PLL0_PHI1 frequency shall obey the maximum input frequency limit set for PLL1 (87.5 MHz, according to Table 21).

3. Jitter values reported in this table refer to the internal jitter, and do not include the contribution of the divider and the path to the output CLKOUT pin.

V_{DD_LV} noise due to application in the range V_{DD_LV} = 1.20 V±5%, with frequency below PLL bandwidth (40 kHz) will be filtered.



			-			Value		
Symbol		C	Parameter	Conditions	Min	Тур	Max	Unit
Z _{CM}	CC	D	Common mode	GAIN = 1	1250	1600	2000	kΩ
		D	input impedance	GAIN = 2	900	1150	1450	
		D		GAIN = 4	620	850	1050	
		D		GAIN = 8	450	580	720	
		D		GAIN = 16	450	580	720	
R _{BIAS}	CC	D	Bias resistance	—	120	160	200	kΩ
V _{BIAS}	CC	D	Bias voltage	_	_	V _{DD_HV} _ _{ADR_D} /2	—	V
ΔV _{INTCM}	CC	D	common mode input reference voltage	_	-12	(V _{DD_HV_A} DV ⁺ V _{SS_HV_A} DV)/2	+12	%
δV _{BIAS}	δV _{BIAS} CC D Bias voltage — accuracy		-2.5	-	+2.5	%		
V _{cmrr}	CC	Т	Common mode rejection ratio	_	55	_	_	dB
R _{Caaf}	SR	D	Anti-aliasing filter	External series resistance	_	-	20	kΩ
	CC	D		Filter capacitances	180	—	_	pF
f _{PASSBAND}	CC	D	Pass band ⁽¹³⁾	_	0.01		0.333 * f _{ADCD_S}	kHz
δ _{RIPPLE}	CC	D	Pass band ripple ⁽¹⁴⁾	0.333 * f _{ADCD_Sin}	-1	_	1	%
F _{rolloff}	СС	D	Stop band attenuation	[0.5 * f _{ADCD_S} , 1.0 * f _{ADCD_S}]	40	_	_	dB
				[1.0 * f _{ADCD_S} , 1.5 * f _{ADCD_S}]	45	_	_	
				[1.5 * f _{ADCD_S} , 2.0 * f _{ADCD_S}]	50	-	_	
				[2.0 * f _{ADCD_S} , 2.5 * f _{ADCD_S}]	55	-	_	
				[2.5 * f _{ADCD_S} , f _{ADCD_M} /2]	60	_	_	

Table 29. SDn ADC electrical specification⁽¹⁾ (continued)



- 13. SNR value guaranteed only if external noise on the ADC input pin is attenuated by the required SNR value in the frequency range of f_{ADCD M} f_{ADCD S} to f_{ADCD M} + f_{ADCD S}, where f_{ADCD M} is the input sampling frequency, and f_{ADCD S} is the output sample frequency. A proper external input filter should be used to remove any interfering signals in this frequency range.
- 14. The $\pm 1\%$ passband ripple specification is equivalent to 20 * log₁₀ (0.99) = 0.087 dB.
- 15. Propagation of the information from the pin to the register CDR[CDATA] and flags SFR[DFEF], SFR[DFFF] is given by the different modules that need to be crossed: delta/sigma filters, high pass filter, fifo module, clock domain synchronizers. The time elapsed between data availability at pin and internal S/D module registers is given by the below formula: REGISTER LATENCY = $t_{LATENCY} + 0.5/t_{ADCD} + 2 (~+1)/f_{ADCD} + 2 (~+1)/f_{BRIDGEx}$ (LK where f_{ADCD} is the frequency of the sampling clock, $f_{ADCD} = f_{LATENCY} + 0.5/t_{ADCD}$ of the modulator, and $f_{PBRIDGEx}$ (LK where f_{ADCD} is the frequency of the below formula. The clock feeds to the ADC S/D module. The (~+1) symbol refers to the number of clock cycles uncertainty (from 0 to 1 clock cycle) to be added due to resynchronization of the signal during clock domain crossing. Some further latency may be added by the target module (core, DMA, interrupt) controller to process the data received from the ADC S/D module.
- 16. This capacitance does not include pin capacitance, that can be considered together with external capacitance, before sampling switch.
- 17. Consumption is given after power-up, when steady state is reached. Extra consumption up to 2 mA may be required during internal circuitry set-up.



3.13 Temperature Sensor

The following table describes the temperature sensor electrical characteristics.

Symbol		C	Parameter	Conditions		Unit		
			Falanielei	Conditions	Min	Тур	Мах	Onit
—	CC	—	Temperature monitoring range	—	-40	—	165	°C
T _{SENS}	CC	Т	Sensitivity	—	—	5.18	—	mV/°C
T _{ACC}	CC	Р	Accuracy	T _J < 150 °C	-3	—	3	°C
		С		T _J < 165 ^o C	-7	—	7	

Table 30. Temperature sensor electrical characteristics





Figure 11. Rise/fall time



3.14.2 LFAST and MSC/DSPI LVDS interface electrical characteristics

The following table contains the electrical characteristics for the LFAST interface.

Tab	le	31. LVDS pad startup and	l rec	eiver electrical chara	cteristics ^{(1),(2)}

Symbol		C	Parameter	Conditions		Unit					
Symbol				Conditions	Min	Тур	Max				
STARTUP ^{(3),(4)}											
t _{STRT_BIAS}	сс	Т	Bias current reference startup time ⁽⁵⁾	_	—	0.5	4	μs			
t _{PD2NM_TX}	СС	Т	Transmitter startup time (power down to normal mode) ⁽⁶⁾		_	0.4	2.75	μs			



Symbol		~	Ormerke/Demonster	Quaditiana		11		
		C	Supply/Parameter	Conditions	Min	Тур	Max	Unit
V _{LVD290_F}	CC	Ρ	V _{DD_HV_FLA}		2.89	2.94	2.99	V
V _{LVD290_AD}	CC	Ρ	V _{DD_HV_ADV} (ADCSD pad)	_	2.89	2.94	2.99	V
V _{LVD290_AS}	CC	Ρ	V _{DD_HV_ADV} (ADCSAR pad)		2.89	2.94	2.99	V
V _{LVD290_IJ}	CC	Ρ	V _{DD_HV_IO_JTAG}	—	2.89	2.94	2.99	V
V _{LVD290_IF}	СС	Ρ	V _{DD_HV_IO_FLEX}	—	2.89	2.94	2.99	V
V _{LVD400_AD}	СС	Ρ	V _{DD_HV_ADV} (ADCSD pad)	—	4.15	4.23	4.31	V
V _{LVD400_AS}	CC	Ρ	V _{DD_HV_ADV} (ADCSAR pad)	—	4.15	4.23	4.31	V
V _{LVD400_IM}	CC	Ρ	V _{DD_HV_IO_MAIN}	—	4.15	4.23	4.31	V
V _{LVD400_IJ}	CC	Ρ	V _{DD_HV_IO_JTAG}		4.15	4.23	4.31	V
V _{LVD400_IF}	CC	Ρ	V _{DD_HV_IO_FLEX}	—	4.15	4.23	4.31	V
			High Voltage Detec	tors HV				
V _{HVD400_C}	СС	Ρ	V _{DD_HV_IO_MAIN}		3.68	3.75	3.82	V
V _{HVD400_IJ}	CC	Ρ	V _{DD_HV_IO_JTAG}		3.68	3.75	3.82	V
V _{HVD400_IF}	СС	Ρ	V _{DD_HV_IO_FLEX}	—	3.68	3.75	3.82	V
			Upper Voltage Dete	ctors HV				
V _{UVD600_C}	CC	Ρ	V _{DD_HV_IO_MAIN}		5.72	5.82	5.92	V
V _{UVD600_F}	CC	Ρ	V _{DD_HV_FLA}	—	5.72	5.82	5.92	V
V _{UVD600_IJ}	СС	Ρ	V _{DD_HV_IO_JTAG}	—	5.72	5.82	5.92	V
V _{UVD600_IF}	CC	Ρ	V _{DD_HV_IO_FLEX}	—	5.72	5.82	5.92	V
			PowerOn Rese	t LV				
V _{POR031_C}	СС	Ρ	V _{DD_LV}	—	0.29	0.60	0.97	V
Minimum Voltage Detectors LV								
V _{MVD082_C}	CC	Ρ	V _{DD_LV}	—	0.85	0.88	0.91	V
V _{MVD082_B}	СС	Ρ	V _{DD_LV_BD}	—	0.85	0.88	0.91	V
V _{MVD094_C}	CC	Ρ	V _{DD_LV}	—	0.98	1.00	1.02	V
V _{MVD094} _FA	CC	Ρ	V _{DD_LV} (Flash)		1.00	1.02	1.04	V
V _{MVD094_FB}	СС	Ρ	V _{DD_LV} (Flash)	_	1.00	1.02	1.04	V
		1	Low Voltage Detec	tors LV		I	I	
V _{LVD100_C}	CC	Ρ	V _{DD_LV}		1.06	1.08	1.11	V
V _{LVD100_SB}	CC	Ρ	V _{DD_LV} (In Standby)		0.99	1.01	1.03	V
V _{LVD100_F}	CC	Ρ	V _{DD_LV} (Flash)		1.08	1.10	1.12	V
	1		High Voltage Detec	ctors LV		1	1	
V _{HVD134_C}	CC	Ρ	V _{DD_LV}		1.28	1.31	1.33	V

Table 44. Voltage monitor electrical characteristics (continued)



#	Symbo			Characteristic	Va	Unit	
#	Symbo	J	C	Characteristic	Min	Max	Onit
12	t _{NTDIH}	CC	D	TDI data hold time	5	—	ns
13	t _{NTMSS}	СС	D	TMS data setup time	5	_	ns
14	t _{NTMSH}	СС	D	TMS data hold time	5	_	ns
15		СС	D	TDO propagation delay from falling edge of TCK ⁽⁸⁾	—	16	ns
16	—	СС	D	TDO hold time with respect to TCK falling edge (minimum TDO propagation delay)	2.25		ns

Table 49. Nexus debug port timing⁽¹⁾ (continued)

1. Nexus timing specified at $V_{DD_HV_IO_JTAG}$ = 3.0 V to 5.5 V, and maximum loading per pad type as specified in the I/O section of the data sheet.

2. t_{CYC} is system clock period.

3. Achieving the absolute minimum TCK cycle time may require a maximum clock speed (system frequency / 8) that is less than the maximum functional capability of the design (system frequency / 4) depending on the actual peripheral frequency being used. To ensure proper operation TCK frequency should be set to the peripheral frequency divided by a number greater than or equal to that specified here.

- 4. This is a functionally allowable feature. However, it may be limited by the maximum frequency specified by the Absolute minimum TCK period specification.
- 5. This value is TDO propagation time 36 ns + 4 ns setup time to sampling edge.
- 6. This may require a maximum clock speed (system frequency / 8) that is less than the maximum functional capability of the design (system frequency / 4) depending on the actual system frequency being used.
- 7. This value is TDO propagation time 16n s + 4 ns setup time to sampling edge.
- 8. Timing includes TCK pad delay, clock tree delay, logic delay and TDO output pad delay.



Figure 22. Nexus output timing





Figure 23. Nexus event trigger and test clock timings

Figure 24. Nexus TDI, TMS, TDO timing





	Current	Symbol		Characteristic	Cond	dition	Value	(2)	11											
#	Sym			Characteristic	Pad drive ⁽³⁾	Load (C _L)	Min	Мах	Unit											
9	t _{SUO}	СС	D	SOUT data valid time from SCK	SOUT and SO strength	CK drive														
				CPHA = 0 ⁽¹⁰⁾	Very strong	25 pF	—	7.0 + t _{SYS} ⁽⁵⁾	ns											
					Strong	50 pF	—	8.0 + t _{SYS} ⁽⁵⁾												
					Medium	50 pF	—	16.0 + t _{SYS} ⁽⁵⁾												
				SOUT data valid time from SCK	SOUT and SO strength	CK drive														
				CPHA = 1(10)	Very strong	25 pF	—	7.0	ns											
					Strong	50 pF	—	8.0												
					Medium	50 pF	—	16.0												
					SOUT data hol	d time (after S	CK edge)													
10	t _{HO}	CC [SOUT data hold time after SCK	SOUT and SO strength	CK drive														
															CPHA = 0	Very strong	25 pF	$-7.7 + t_{SYS}^{(5)}$	—	ns
								Strong	50 pF	–11.0 + t _{SYS} ⁽⁵⁾	—									
					Medium	50 pF	–15.0 + t _{SYS} ⁽⁵⁾	—												
				SOUT data hold time after SCK	SOUT and SO strength	CK drive														
				CPHA = 1	Very strong	25 pF	-7.7		ns											
					Strong	50 pF	-11.0													
					Medium	50 pF	-15.0													

Table 55. DSPI CMOS master modified timing (full duplex and output only) — MTFE = 1, CPHA = 0 or $1^{(1)}$ (continued)

1. All output timing is worst case and includes the mismatching of rise and fall times of the output pads.

2. All timing values for output signals in this table are measured to 50% of the output voltage.

3. Timing is guaranteed to same drive capabilities for all signals, mixing of pad drives may reduce operating speeds and may cause incorrect operation.

- 4. N is the number of clock cycles added to time between PCS assertion and SCK assertion and is software programmable using DSPI_CTARx[PSSCK] and DSPI_CTARx[CSSCK]. The minimum value is 2 cycles unless TSB mode or Continuous SCK clock mode is selected, in which case, N is automatically set to 0 clock cycles (PCS and SCK are driven by the same edge of DSPI_CLKn).
- t_{SYS} is the period of DSPI_CLKn clock, the input clock to the DSPI module. Maximum frequency is 100 MHz (min t_{SYS} = 10 ns).
- 6. M is the number of clock cycles added to time between SCK negation and PCS negation and is software programmable using DSPI_CTARx[PASC] and DSPI_CTARx[ASC]. The minimum value is 2 cycles unless TSB mode or Continuous SCK clock mode is selected, in which case, M is automatically set to 0 clock cycles (PCS and SCK are driven by the same edge of DSPI_CLKn).
- 7. t_{SDC} is only valid for even divide ratios. For odd divide ratios the fundamental duty cycle is not 50:50. For these odd divide ratios cases, the absolute spec number is applied as jitter/uncertainty to the nominal high time and low time.
- 8. PCSx and PCSS using same pad configuration.
- 9. Input timing assumes an input slew rate of 1 ns (10% 90%) and uses TTL / Automotive voltage thresholds.
- 10. P is the number of clock cycles added to delay the DSPI input sample point and is software programmable using DSPI_MCR[SMPL_PT]. The value must be 0, 1 or 2. If the baud rate divide ratio is /2 or /3, this value is automatically set to 1.





Figure 39. MII receive signal timing diagram

3.18.3.2 MII transmit signal timing (TXD[3:0], TX_EN, TX_ER, TX_CLK)

The transmitter functions correctly up to a TX_CLK maximum frequency of 25 MHz +1%. There is no minimum frequency requirement. The system clock frequency must be at least equal to or greater than the TX_CLK frequency.

The transmit outputs (TXD[3:0], TX_EN, TX_ER) can be programmed to transition from either the rising or falling edge of TX_CLK, and the timing is the same in either case. This options allows the use of non-compliant MII PHYs.

Refer to the *Microcontroller Reference Manual's* Ethernet chapter for details of this option and how to enable it.

Symbol		C Characteristic		Value ⁽²⁾		Unit	
Symbol			Gharacteristic	Min	Мах	Unit	
M5	CC	D	TX_CLK to TXD[3:0], TX_EN, TX_ER invalid	5	—	ns	
M6	СС	D	TX_CLK to TXD[3:0], TX_EN, TX_ER valid	—	25	ns	
M7	СС	D	TX_CLK pulse width high	35%	65%	TX_CLK period	
M8	CC	D	TX_CLK pulse width low	35%	65%	TX_CLK period	

Table 61. Mll transmit signal timing⁽¹⁾

1. All timing specifications are referenced from TX_CLK = 1.4 V to the valid output levels, 0.8 V and 2.0 V.

 Output parameters are valid for C_L = 25 pF, where C_L is the external load to the device. The internal package capacitance is accounted for, and does not need to be subtracted from the 25 pF value



3.18.3.4 MII and RMII serial management channel timing (MDIO and MDC)

The Ethernet functions correctly with a maximum MDC frequency of 2.5 MHz.



Figure 42. MII serial management channel timing diagram

3.18.3.5 MII and RMII serial management channel timing (MDIO and MDC)

The Ethernet functions correctly with a maximum MDC frequency of 2.5 MHz.

Symbol		0	Characteristic	Va	lue	Unit	
Symbol		C	Characteristic	Min	Max	Unit	
M10	CC	D	MDC falling edge to MDIO output invalid (minimum propagation delay)	0	—	ns	
M11	СС	D	MDC falling edge to MDIO output valid (max prop delay)	—	25	ns	
M12	СС	D	MDIO (input) to MDC rising edge setup	10	_	ns	
M13	CC	D	MDIO (input) to MDC rising edge hold	0	_	ns	
M14	СС	D	MDC pulse width high	40%	60%	MDC period	
M15	CC	D	MDC pulse width low	40%	60%	MDC period	

Table 63	MII serial	management	channel	timina ⁽¹⁾
		management	cilainei	unning

1. All timing specifications are referenced from MDC = 1.4 V (TTL levels) to the valid input and output levels, 0.8 V and 2.0 V (TTL levels). For 5 V operation, timing is referenced from MDC = 50% to 2.2 V/3.5 V input and output levels.



3.18.4.2 TxD



Figure 48. TxD signal

Table 68. TxD output characteristics^{(1),(2)}

Symbol		<u>د</u>	Characteristic	Val	Unit	
Symbol		C	Characteristic	Min	Мах	Unit
dCCTxAsym	СС	D	Asymmetry of sending CC at 25 pF load (= dCCTxD _{50%} – 100 ns)	-2.45	2.45	ns
dCCTxD _{RISE25} +dCCTxD _{FALL25}	СС	D	Sum of Rise and Fall time of TxD signal at the (3) (4)	—	9 ⁽⁵⁾	ns
		D		—	9 ⁽⁶⁾	
dCCTxD ₀₁	СС	D	Sum of delay between Clk to Q of the last FF and the final output buffer, rising edge	-	25	ns
dCCTxD ₁₀	СС	D	Sum of delay between Clk to Q of the last FF and the final output buffer, falling edge	—	25	ns

1. TxD pin load maximum 25 pF.

 Specifications valid according to FlexRay EPL 3.0.1 standard with 20%–80% levels and a 10 pF load at the end of a 50 Ohm, 1 ns stripline. Please refer to the Very Strong I/O pad specifications.

3. Pad configured as VERY STRONG.

4. Sum of transition time simulation is performed according to Electrical Physical Layer Specification 3.0.1 and the entire temperature range of the device has been taken into account.

5. V_{DD HV IO} = 5.0 V \pm 10%, Transmission line Z = 50 ohms, t_{delay} = 1 ns, C_L = 10 pF.

6. $V_{DD_{-}HV_{-}IO}$ = 3.3 V ± 10%, Transmission line Z = 50 ohms, t_{delay} = 0.6 ns, C_L = 10 pF.



Date	Revision	Changes
Date 03-April-2017	Revision	Changes Changes Section 3.17: Flash memory: Updated the section. Table 49: Nexus debug port timing: Classification of parameters "t _{EVTIPW} " and "t _{EVTOPW} " changed from "P" to "D". Table 55: DSPI CMOS master modified timing (full duplex and output only) — MTFE = 1, CPHA = 0 or 1: Changed the Min value of tsck (very strong) from 33 to 59. Table 56: DSPI LVDS master timing — full duplex — modified transfer format (MTFE = 1), CPHA = 0 or 1: Added footnote "LVDS differential load considered is the capacitance on each terminal of the differential pair, as shown in Figure 12" to tsck.
		Table 57: DSPI LVDS master timing – output only – timed serial bus mode TSB = 1 or ITSB = 1, CPOL = 0 or 1, continuous SCK clock,: Added footnote "LVDS differential load considered is the capacitance on each terminal of the differential pair, as shown in Figure 12" to t _{SCK} . Table 53: DSPI channel frequency support: Added column to show slower and faster frequencies. Section 5: Ordering information: Renamed figure "Ordering information scheme" to "Commercial product scheme" Added tables: Table 80: Code Flash options, and Table 81: RAM options

Table 82. Document revision history (continued)



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics – All rights reserved

