

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	25
Program Memory Size	7KB (4K x 14)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 24x10b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	28-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f18854-e-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 1-2: PIC16F18854 PINOUT DESCRIPTION

Name	Function	Input Type	Output Type	Description
RA0/ANA0/C1IN0-/C2IN0-/CLCIN0 ⁽¹⁾ /	RA0	TTL/ST	CMOS/OD	General purpose I/O.
IUCAU	ANA0	AN	—	ADC Channel A0 input.
	C1IN0-	AN	—	Comparator negative input.
	C2IN0-	AN	—	Comparator negative input.
	CLCIN0 ⁽¹⁾	TTL/ST	—	Configurable Logic Cell source input.
	IOCA0	TTL/ST	—	Interrupt-on-change input.
RA1/ANA1/C1IN1-/C2IN1-/CLCIN1 ⁽¹⁾ /	RA1	TTL/ST	CMOS/OD	General purpose I/O.
IUCAT	ANA1	AN	—	ADC Channel A1 input.
	C1IN1-	AN	—	Comparator negative input.
	C2IN1-	AN	—	Comparator negative input.
	CLCIN1 ⁽¹⁾	TTL/ST	—	Configurable Logic Cell source input.
	IOCA1	TTL/ST	—	Interrupt-on-change input.
RA2/ANA2/C1IN0+/C2IN0+/VREF-/	RA2	TTL/ST	CMOS/OD	General purpose I/O.
DACTOUTI/IOCAZ	ANA2	AN	—	ADC Channel A2 input.
	C1IN0+	AN	—	Comparator positive input.
	C2IN0+	AN	—	Comparator positive input.
	VREF-	AN	—	External ADC and/or DAC negative reference input.
	DAC1OUT1	—	AN	Digital-to-Analog Converter output.
	IOCA2	TTL/ST	—	Interrupt-on-change input.
RA3/ANA3/C1IN1+/VREF+/MDCARL ⁽¹⁾ /	RA3	TTL/ST	CMOS/OD	General purpose I/O.
IUCAS	ANA3	AN	—	ADC Channel A3 input.
	C1IN1+	AN	—	Comparator positive input.
	VREF+	AN	—	External ADC and/or DAC positive reference input.
	MDCARL ⁽¹⁾	TTL/ST	—	Modular Carrier input 1.
	IOCA3	TTL/ST	—	Interrupt-on-change input.
RA4/ANA4/MDCARH ⁽¹⁾ /T0CKI ⁽¹⁾ /	RA4	TTL/ST	CMOS/OD	General purpose I/O.
CCF5 MOCA4	ANA4	AN	—	ADC Channel A4 input.
	MDCARH ⁽¹⁾	TTL/ST	—	Modular Carrier input 2.
	T0CKI ⁽¹⁾	TTL/ST	—	Timer0 clock input.
	CCP5 ⁽¹⁾	TTL/ST	CMOS/OD	Capture/compare/PWM5 (default input location for capture function).
	IOCA4	TTL/ST	—	Interrupt-on-change input.

Legend:AN= Analog input or output
TTLCMOS= CMOS compatible input or output
STODTTL= TTL compatible input
HV= High VoltageST= Schmitt Trigger input with CMOS levelsI2CV= High VoltageXTAL= Crystal levels

1: This is a PPS remappable input signal. The input function may be moved from the default location shown to one of several other PORTx pins. Refer to Table 13-1 for details on which PORT pins may be used for this signal.

2: All output signals shown in this row are PPS remappable. These signals may be mapped to output onto one of several PORTx pin options as described in Table 13-3.

3: This is a bidirectional signal. For normal module operation, the firmware should map this signal to the same pin in both the PPS input and PPS output registers.

4: These pins are configured for I²C logic levels. The SCLx/SDAx signals may be assigned to any of the RB1/RB2/RC3/RC4 pins. PPS assignments to the other pins (e.g., RA5) will operate, but input logic levels will be standard TTL/ST, as selected by the INLVL register, instead of the I²C specific or SMBus input buffer thresholds.

Note

= Schmitt Trigger input with I^2C

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
Bank 6											
				c	PU CORE REGIS	TERS; see Table	3-2 for specifics				
30Ch	CCPR1L	Capture/Comp	are/PWM Regis	ster 1 (LSB)						XXXX XXXX	xxxx xxxx
30Dh	CCPR1H	Capture/Comp	are/PWM Regis	ster 1 (MSB)						XXXX XXXX	xxxx xxxx
30Eh	CCP1CON	EN	-	OUT	FMT		MODE	<3:0>		0-00 0000	0-00 0000
30Fh	CCP1CAP	-	-	-	—	-		CTS<2:0>		0000	0000
310h	CCPR2L	Capture/Comp	are/PWM Regis	ster 2 (LSB)						XXXX XXXX	XXXX XXXX
311h	CCPR2H	Capture/Comp	are/PWM Regis	ster 2 (MSB)						xxxx xxxx	xxxx xxxx
312h	CCP2CON	EN	—	OUT	FMT		MODE	<3:0>		0-00 0000	0-00 0000
313h	CCP2CAP	_	_	_	-	-		CTS<2:0>		0000	0000
314h	CCPR3L	Capture/Comp	Capture/Compare/PWM Register 3 (LSB)							xxxx xxxx	xxxx xxxx
315h	CCPR3H	Capture/Comp	are/PWM Regis	ster 3 (MSB)						XXXX XXXX	XXXX XXXX
316h	CCP3CON	EN	_	OUT	FMT		MODE	<3:0>		0-00 0000	0-00 0000
317h	CCP3CAP	_	_	_	—		CTS<	3:0>		0000	0000
318h	CCPR4L	Capture/Comp	are/PWM Regis	ster 4 (LSB)	•					xxxx xxxx	xxxx xxxx
319h	CCPR4H	Capture/Comp	are/PWM Regis	ster 4 (MSB)						xxxx xxxx	xxxx xxxx
31Ah	CCP4CON	EN	_	OUT	FMT		MODE	<3:0>		0-00 0000	0-00 0000
31Bh	CCP4CAP	-	_	-	—		CTS<	3:0>		0000	0000
31Ch	CCPR5L	Capture/Compare/PWM Register 5 (LSB)					xxxx xxxx	xxxx xxxx			
31Dh	CCPR5H	Capture/Comp	are/PWM Regis	ster 5 (MSB)						xxxx xxxx	xxxx xxxx
31Eh	CCP5CON	EN	_	OUT	FMT		MODE	<3:0>		0-00 0000	0-00 0000
31Fh	CCP5CAP	—	-	—	—		CTS<	3:0>		0000	0000

TABLE 3-11: SPECIAL FUNCTION REGISTER SUMMARY BANKS 0-31 (CONTINUED) 1

x = unknown, u = unchanged, q =depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations unimplemented, read as '0'. Legend: Note 1:

Register present on PIC16F18854 devices only.

2: Unimplemented, read as '1'.

3.3 PCL and PCLATH

The Program Counter (PC) is 15 bits wide. The low byte comes from the PCL register, which is a readable and writable register. The high byte (PC<14:8>) is not directly readable or writable and comes from PCLATH. On any Reset, the PC is cleared. Figure 3-3 shows the five situations for the loading of the PC.

FIGURE 3-3: LOADING OF PC IN DIFFERENT SITUATIONS



3.3.1 MODIFYING PCL

Executing any instruction with the PCL register as the destination simultaneously causes the Program Counter PC<14:8> bits (PCH) to be replaced by the contents of the PCLATH register. This allows the entire contents of the program counter to be changed by writing the desired upper seven bits to the PCLATH register. When the lower eight bits are written to the PCL register, all 15 bits of the program counter will change to the values contained in the PCLATH register.

3.3.2 COMPUTED GOTO

A computed GOTO is accomplished by adding an offset to the program counter (ADDWF PCL). When performing a table read using a computed GOTO method, care should be exercised if the table location crosses a PCL memory boundary (each 256-byte block). Refer to Application Note AN556, *"Implementing a Table Read"* (DS00556).

3.3.3 COMPUTED FUNCTION CALLS

A computed function CALL allows programs to maintain tables of functions and provide another way to execute state machines or look-up tables. When performing a table read using a computed function CALL, care should be exercised if the table location crosses a PCL memory boundary (each 256-byte block).

If using the CALL instruction, the PCH<2:0> and PCL registers are loaded with the operand of the CALL instruction. PCH<6:3> is loaded with PCLATH<6:3>.

The CALLW instruction enables computed calls by combining PCLATH and W to form the destination address. A computed CALLW is accomplished by loading the W register with the desired address and executing CALLW. The PCL register is loaded with the value of W and PCH is loaded with PCLATH.

3.3.4 BRANCHING

The branching instructions add an offset to the PC. This allows relocatable code and code that crosses page boundaries. There are two forms of branching, BRW and BRA. The PC will have incremented to fetch the next instruction in both cases. When using either branching instruction, a PCL memory boundary may be crossed.

If using BRW, load the W register with the desired unsigned address and execute BRW. The entire PC will be loaded with the address PC + 1 + W.

If using BRA, the entire PC will be loaded with PC + 1, the signed value of the operand of the BRA instruction.

6.2.1.4 4x PLL

The oscillator module contains a PLL that can be used with external clock sources to provide a system clock source. The input frequency for the PLL must fall within specifications. See the PLL Clock Timing Specifications in Table 37-9.

The PLL may be enabled for use by one of two methods:

- 1. Program the RSTOSC bits in the Configuration Word 1 to enable the EXTOSC with 4x PLL.
- 2. Write the NOSC bits in the OSCCON1 register to enable the EXTOSC with 4x PLL.

6.2.1.5 Secondary Oscillator

The secondary oscillator is a separate oscillator block that can be used as an alternate system clock source. The secondary oscillator is optimized for 31 kHz, and can be used with an external crystal oscillator connected to the SOSCI and SOSCO device pins, or an external clock source connected to the SOSCIN pin. The secondary oscillator can be selected during run-time using clock switching. Refer to **Section 6.3** "**Clock Switching**" for more information.

FIGURE 6-5: QUARTZ CRYSTAL OPERATION (SECONDARY OSCILLATOR)



- Note 1: Quartz crystal characteristics vary according to type, package and manufacturer. The user should consult the manufacturer data sheets for specifications and recommended application.
 - 2: Always verify oscillator performance over the VDD and temperature range that is expected for the application.
 - **3:** For oscillator design assistance, reference the following Microchip Application Notes:
 - AN826, "Crystal Oscillator Basics and Crystal Selection for rfPIC[®] and PIC[®] Devices" (DS00826)
 - AN849, "Basic PIC[®] Oscillator Design" (DS00849)
 - AN943, "Practical PIC[®] Oscillator Analysis and Design" (DS00943)
 - AN949, "Making Your Oscillator Work" (DS00949)
 - TB097, "Interfacing a Micro Crystal MS1V-T1K 32.768 kHz Tuning Fork Crystal to a PIC16F690/SS" (DS91097)
 - AN1288, "Design Practices for Low-Power External Oscillators" (DS01288)

U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
	—	TMR6IE	TMR5IE	TMR4IE	TMR3IE	TMR2IE	TMR1IE
bit 7							bit 0
Legend:							
R = Reada	able bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
u = Bit is u	nchanged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all o	ther Resets
'1' = Bit is	set	'0' = Bit is cle	ared	HS = Hardwa	are set		
bit 7-6	Unimplemen	ted: Read as '	0'				
bit 5	TMR6IE: TM	R6 to PR6 Mate	ch Interrupt Er	nable bit			
	1 = Enables	the Timer6 to	PR6 match in	terrupt			
	0 = Disable	s the Timer6 to	PR6 match ir	nterrupt			
bit 4	TMR5IE: Tim	er5 Overflow Ir	nterrupt Enabl	e bit			
	1 = Enables	s the Timer5 ov	erflow interrup	ot			
1.11.0			eniow interru	pt			
DIT 3		R4 to PR4 Mate	CN Interrupt EI	nable bit			
	1 = Disables 0 = Disables	s the Timer4 to	PR4 match in	nterrupt			
bit 2	TMR3IE: TM	R3 Overflow In	terrupt Enable	bit			
	1 = Enables	the Timer3 ov	erflow interrup	ot			
	0 = Enables	the Timer3 ov	erflow interrup	ot			
bit 1	TMR2IE: TM	R2 to PR2 Mate	ch Interrupt Er	nable bit			
	1 = Enables	the Timer2 to	PR2 match in	terrupt			
	0 = Disables the Timer2 to PR2 match interrupt						
bit 0	bit 0 TMR1IE: Timer1 Overflow Interrupt Enable bit						
1 = Enables the Timer1 overflow interrupt							
			ernow interrup	л			
Nata			much ha				
Note:	set to enable a	n CON register	interrunt				
	controlled by regis	sters PIE1-PIE8	B.				
	Controlled by registers FIE I-FIEO.						

REGISTER 7-6: PIE4: PERIPHERAL INTERRUPT ENABLE REGISTER 4

10.4.8 WRITE VERIFY

It is considered good programming practice to verify that program memory writes agree with the intended value. Since program memory is stored as a full page then the stored program memory contents are compared with the intended data stored in RAM after the last write is complete.

FIGURE 10-8: FLASH PROGRAM MEMORY VERIFY FLOWCHART



10.4.9 WRERR BIT

The WRERR bit can be used to determine if a write error occurred.

WRERR will be set if one of the following conditions occurs:

- If WR is set while the NVMADRH:NMVADRL points to a write-protected address
- A Reset occurs while a self-write operation was in progress
- · An unlock sequence was interrupted

The WRERR bit is normally set by hardware, but can be set by the user for test purposes. Once set, WRERR must be cleared in software.

Free	LWLO	Actions for PFM when WR = 1	Comments
1	x	Erase the 32-word row of NVMADRH:NVMADRL location. See Section 10.4.3 "NVMREG Write to EEPROM"	 If WP is enabled, WR is cleared and WRERR is set All 32 words are erased NVMDATH:NVMDATL is ignored
0	1	Copy NVMDATH:NVMDATL to the write latch corresponding to NVMADR LSBs. See Section 10.4.4 "NVMREG Erase of PFM"	Write protection is ignoredNo memory access occurs
0	0	Write the write-latch data to PFM row. See Sec- tion 10.4.4 "NVMREG Erase of PFM"	 If WP is enabled, WR is cleared and WRERR is set Write latches are reset to 3FFh NVMDATH:NVMDATL is ignored

TABLE 10-4: ACTIONS FOR PFM WHEN WR = 1

10.5 Register Definitions: Flash Program Memory Control

REGISTER 10-1: NVMDATL: NONVOLATILE MEMORY DATA LOW BYTE REGISTER

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
			NVMD	AT<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit	t	W = Writable bit	t	U = Unimpleme	ented bit, read as	· 'O'	
u = Bit is unchan	iged	x = Bit is unknow	wn	-n/n = Value at	POR and BOR/	/alue at all other F	Resets
'1' = Bit is set		'0' = Bit is cleare	ed				

bit 7-0 NVMDAT<7:0>: Read/write value for Least Significant bits of program memory

REGISTER 10-2: NVMDATH: NONVOLATILE MEMORY DATA HIGH BYTE REGISTER

U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
—	—			NVMDA	AT<13:8>		
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6 Unimplemented: Read as '0'

bit 5-0 NVMDAT<13:8>: Read/write value for Most Significant bits of program memory

REGISTER 10-3: NVMADRL: NONVOLATILE MEMORY ADDRESS LOW BYTE REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
			NVMAE)R<7:0>			
bit 7 bit 0							

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 NVMADR<7:0>: Specifies the Least Significant bits for program memory address

REGISTER 10-4: NVMADRH: NONVOLATILE MEMORY ADDRESS HIGH BYTE REGISTER

U-1	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
(1)				NVMADR<14:8	>		
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7 Unimplemented: Read as '1'

bit 6-0 NVMADR<14:8>: Specifies the Most Significant bits for program memory address

Note 1: Bit is undefined while WR = 1 (during the EEPROM write operation it may be '0' or '1').

REGISTER 12-16:	WPUB: WEAK PULL-UF	PORTB REGISTER
-----------------	--------------------	----------------

U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
WPUB7	WPUB6	WPUB5	WPUB4	WPUB3 ⁽¹⁾	WPUB2	WPUB1	WPUB0
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'					
u = Bit is unchanged x = Bit is unknown		-n/n = Value at POR and BOR/Value at all other Resets					
'1' = Bit is set		'0' = Bit is clea	ared				

bit 7-0 WPUB<7:0>: Weak Pull-up Register bits⁽²⁾ 1 = Pull-up enabled 0 = Pull-up disabled

Note 1: If MCLRE = 1, the weak pull-up in RB3 is always enabled; bit WPUB3 is not affected.

2: The weak pull-up device is automatically disabled if the pin is configured as an output.

REGISTER 12-17: ODCONB: PORTB OPEN-DRAIN CONTROL REGISTER

| R/W-0/0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| ODCB7 | ODCB6 | ODCB5 | ODCB4 | ODCB3 | ODCB2 | ODCB1 | ODCB0 |
| bit 7 | | | | | | | bit 0 |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 **ODCB<7:0>:** PORTB Open-Drain Enable bits

For RB<7:0> pins, respectively

- 1 = Port pin operates as open-drain drive (sink current only)
- 0 = Port pin operates as standard push-pull drive (source and sink current)

U-1	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
	AS6E	AS5E	AS4E	AS3E	AS2E	AS1E	AS0E
bit 7							bit 0
1							
Legend:							
R = Readable I	bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
u = Bit is uncha	anged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all c	other Resets
'1' = Bit is set		'0' = Bit is clea	ared	q = Value der	pends on condit	ion	
bit 7	Unimplemen	ted: Read as '	1'				
bit 6	AS6E: CLC2	Output bit					
	1 = LC2_out	shut down is e	nabled				
	0 = LC2_out	shut down is d	isabled				
bit 5	AS5E: Compa	arator C2 Outp	ut bit				
	1 = C2 outpu	t shut-down is	enabled				
bit 4		t snut-down is	disabled				
DIL 4	A34E: Compa	t shut-down is	ul Dil onabled				
	0 = C1 outpu	t shut-down is	disabled				
bit 3	AS3E: TMR6	Postscale Out	put bit				
	1 = TMR6 ou	tput shut-dowr	is enabled				
	0 = TMR6 ou	tput shut-dowr	is disabled				
bit 2	AS2E: TMR4	Postscale Out	put bit				
	1 = TMR4 ou 0 = TMR4 ou	itput shut-dowr itput shut-dowr	is enabled is disabled				
bit 2	AS1E: TMR2	Postscale Out	put bit				
	1 = TMR2 Pc $0 = TMR2 Pc$	ostscale shut-d	own is enable own is disable	d ed			
bit 0	AS0E: CWGx	Input Pin bit					
	1 = Input pin	selected by C\	WGxPPS shut	-down is enabl	ed		
	0 = Input pin	selected by C\	VGxPPS shut	-down is disab	led		

REGISTER 20-6: CWGxAS1: CWGx AUTO-SHUTDOWN CONTROL REGISTER 1

22.1 CLCx Setup

Programming the CLCx module is performed by configuring the four stages in the logic signal flow. The four stages are:

- · Data selection
- · Data gating
- Logic function selection
- Output polarity

Each stage is setup at run time by writing to the corresponding CLCx Special Function Registers. This has the added advantage of permitting logic reconfiguration on-the-fly during program execution.

22.1.1 DATA SELECTION

There are 32 signals available as inputs to the configurable logic. Four 32-input multiplexers are used to select the inputs to pass on to the next stage.

Data selection is through four multiplexers as indicated on the left side of Figure 22-2. Data inputs in the figure are identified by a generic numbered input name.

Table 22-2 correlates the generic input name to the actual signal for each CLC module. The column labeled 'LCxDyS<4:0> Value' indicates the MUX selection code for the selected data input. LCxDyS is an abbreviation for the MUX select input codes: LCxD1S<4:0> through LCxD4S<4:0>.

Data inputs are selected with CLCxSEL0 through CLCxSEL3 registers (Register 22-3 through Register 22-6).

TABLE 22-2: CLCx DATA INPUT SELECTION

LCxDyS<4:0> Value	CLCx Input Source					
110000 to 111111 [48+]	Reserved					
101111 [47]	CWG3B output					
101110 [46]	CWG3A output					
101101 [45]	CWG2B output					
101100 [44]	CWG2A output					
101011 [43]	CWG1B output					
101010 [42]	CWG1A output					
101001 [41]	MSSP2 SCK output					
101000 [40]	MSSP2 SDO output					
100111 [39]	MSSP1 SCK output					
100110 [38]	MSSP1 SDO output					
100101 [37]	EUSART (TX/CK) output					
100100 [36]	EUSART (DT) output					
100011 [35]	CLC4 output					
100010 [34]	CLC3 output					
100001 [33]	CLC2 output					
100000 [32]	CLC1 output					
011111 [31]	DSM output					
011110 [30]	IOCIF					
011101 [29]	ZCD output					
011100 [28]	Comparator 2 output					
011011 [27]	Comparator 1 output					
011010 [26]	NCO1 output					
011001 [25]	PWM7 output					
011000 [24]	PWM6 output					
010111 [23]	CCP5 output					
010110 [22]	CCP4 output					
010101 [21]	CCP3 output					
010100 [20]	CCP2 output					
010011 [19]	CCP1 output					
010010 [18]	SMT2 output					
010001 [17]	SMT1 output					
010000 [16]	TMR6 to PR6 match					
001111 [15]	TMR5 overflow					
001110 [14]	TMR4 to PR4 match					
001101 [13]	TMR3 overflow					
001100 [12]	TMR2 to PR2 match					
001011 [11]	TMR1 overflow					
001010 [10]	TMR0 overflow					
001001 [9]	CLKR output					
001000 [8]	FRC					
000111 [7]	SOSC					
000110 [6]	LFINTOSC					
000101 [5]	HFINTOSC					
000100 [4]	Fosc					
000011 [3]	CLCIN3PPS					
000010 [2]	CLCIN2PPS					
000001 [1]	CLCIN1PPS					
000000 [0]	CLCIN0PPS					

	-	-	-		-	-	-		-	
Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page	
ANSELA	ANSA7	ANSA6	ANSA5	ANSA4	ANSA3	ANSA2 ANSA1		ANSA0	185	
ANSELC	ANSC7	ANSC6	ANSC5	ANSC4	ANSC3	ANSC2	ANSC1	ANSC0	201	
INLVLA	INLVLA7	INLVLA6	INLVLA5	INLVLA4	INLVLA3	INLVLA2	INLVLA1	INLVLA0	187	
INLVLC	INLVLC7	INLVLC6	INLVLC5	INLVLC4	INLVLC3	INLVLC2	INLVLC1	INLVLC0	202	
MDCON0	MDEN	_	MDOUT	MDOPOL	—	—	—	MDBIT	362	
MDCON1	—	—	MDCHPOL	MDCHSYNC	—	—	MDCLPOL	MDCLSYNC	363	
MDSRC	—	—	—	MDMS<4:0>						
MDCARH	—	—	—	—		MDC	HS<3:0>		365	
MDCARL	—	—	—	—		MDC	CLS<3:0>		366	
MDCARLPPS	—	—	—		ME	CARLPPS<	:4:0>		214	
MDCARHPPS	—	_	—		MC	CARHPPS<	:4:0>		214	
MDSRCPPS	—	—	—		M	DSRCPPS<	4:0>		214	
RxyPPS	—	—	—	RxyPPS<4:0>						
SLRCONA	SLRA7	SLRA6	SLRA5	SLRA4	SLRA3	SLRA2	SLRA1	SLRA0	187	
SLRCONC	SLRC7	SLRC6	SLRC5	SLRC4	SLRC3	SLRC2	SLRC1	SLRC0	202	
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	184	
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	200	

TABLE 26-1: SUMMARY OF REGISTERS ASSOCIATED WITH DATA SIGNAL MODULATOR MODE

Legend: — = unimplemented, read as '0'. Shaded cells are not used in the Data Signal Modulator mode.

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0				
	T0CS<2:0>		TOASYNC		TOCKF	PS<3:0>					
bit 7							bit (
Legend:											
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	l as '0'					
u = Bit is uncl	hanged	x = Bit is unk	nown	-n/n = Value a	at POR and BO	R/Value at all c	other Resets				
'1' = Bit is set '0' = Bit is cleared											
bit 7-5	T0CS<2:0>:	Timer0 Clock S	Source select b	oits							
	111 = CLC1										
	110 = SOSC	;									
	101 = Reser	ved									
	100 = LFINI	USC									
	011 = HFINI	010 = Fosc/4									
00	001 = TOCK	0.01 = TOCKIPPS (Inverted)									
	000 = TOCK	IPPS (True)									
bit 4	TOASYNC: 1	MR0 Input Asy	nchronization	Enable bit							
	1 = The inpu	ut to the TMR0	counter is not	synchronized t	o system clock	S					
	0 = The inpu	t to the TMR0 of	counter is sync	hronized to Fo	sc/4						
bit 3-0	T0CKPS<3:	0>: Prescaler F	Rate Select bit								
	1111 = 1:32	768									
	1101 = 1.16	384 02									
	1101 = 1.01	96									
	1011 = 1:204	48									
	1010 = 1:102	24									
	1001 = 1:51 2	2									
	1000 = 1:25	6									
	0111 = 1:12	8									
	0110 = 1:64										
	0100 = 1.32										
	0011 = 1 .10										
	0010 = 1:4										
	0001 = 1:2										
	0000 - 1.1										

31.5.3 SLAVE TRANSMISSION

When the R/W bit of the incoming address byte is set and an address match occurs, the R/W bit of the SSPxSTAT register is set. The received address is loaded into the SSPxBUF register, and an ACK pulse is sent by the slave on the ninth bit.

Following the ACK, slave hardware clears the CKP bit and the SCL pin is held low (see **Section 31.5.6** "**Clock Stretching**" for more detail). By stretching the clock, the master will be unable to assert another clock pulse until the slave is done preparing the transmit data.

The transmit data must be loaded into the SSPxBUF register which also loads the SSPxSR register. Then the SCL pin should be released by setting the CKP bit of the SSPxCON1 register. The eight data bits are shifted out on the falling edge of the SCL input. This ensures that the SDA signal is valid during the SCL high time.

The ACK pulse from the master-receiver is latched on the rising edge of the ninth SCL input pulse. This ACK value is copied to the ACKSTAT bit of the SSPxCON2 register. If ACKSTAT is set (not ACK), then the data transfer is complete. In this case, when the not ACK is latched by the slave, the slave goes idle and waits for another occurrence of the Start bit. If the SDA line was low (ACK), the next transmit data must be loaded into the SSPxBUF register. Again, the SCL pin must be released by setting bit CKP.

An MSSP interrupt is generated for each data transfer byte. The SSPxIF bit must be cleared by software and the SSPxSTAT register is used to determine the status of the byte. The SSPxIF bit is set on the falling edge of the ninth clock pulse.

31.5.3.1 Slave Mode Bus Collision

A slave receives a read request and begins shifting data out on the SDA line. If a bus collision is detected and the SBCDE bit of the SSPxCON3 register is set, the BCL1IF bit of the PIR3 register is set. Once a bus collision is detected, the slave goes idle and waits to be addressed again. User software can use the BCL1IF bit to handle a slave bus collision.

31.5.3.2 7-bit Transmission

A master device can transmit a read request to a slave, and then clock data out of the slave. The list below outlines what software for a slave will need to do to accomplish a standard transmission. Figure 31-18 can be used as a reference to this list.

- 1. Master sends a Start condition on SDA and SCL.
- 2. S bit of SSPxSTAT is set; SSPxIF is set if interrupt on Start detect is enabled.
- Matching address with R/W bit set is received by the Slave setting SSPxIF bit.
- 4. Slave hardware generates an ACK and sets SSPxIF.
- 5. SSPxIF bit is cleared by user.
- 6. Software reads the received address from SSPxBUF, clearing BF.
- 7. R/\overline{W} is set so CKP was automatically cleared after the ACK.
- 8. The slave software loads the transmit data into SSPxBUF.
- 9. CKP bit is set releasing SCL, allowing the master to clock the data out of the slave.
- 10. SSPxIF is set after the ACK response from the master is loaded into the ACKSTAT register.
- 11. SSPxIF bit is cleared.
- 12. The slave software checks the ACKSTAT bit to see if the master wants to clock out more data.
 - Note 1: If the master ACKs the clock will be stretched.
 - ACKSTAT is the only bit updated on the rising edge of SCL (9th) rather than the falling.
- 13. Steps 9-13 are repeated for each transmitted byte.
- 14. If the master sends a not ACK; the clock is not held, but SSPxIF is still set.
- 15. The master sends a Restart condition or a Stop.
- 16. The slave is no longer addressed.

FIGURE 31-34: BUS COLLISION DURING START CONDITION (SCL = 0)









U

C16(L)

)F18854



FIGURE 33-10: SYNCHRONOUS TRANSMISSION





33.4.1.5 Synchronous Master Reception

Data is received at the RX/DT pin. The RX/DT pin output driver is automatically disabled when the EUSART is configured for synchronous master receive operation.

In Synchronous mode, reception is enabled by setting either the Single Receive Enable bit (SREN of the RC1STA register) or the Continuous Receive Enable bit (CREN of the RC1STA register).

When SREN is set and CREN is clear, only as many clock cycles are generated as there are data bits in a single character. The SREN bit is automatically cleared at the completion of one character. When CREN is set, clocks are continuously generated until CREN is cleared. If CREN is cleared in the middle of a character the CK clock stops immediately and the partial character is discarded. If SREN and CREN are both set, then SREN is cleared at the completion of the first character and CREN takes precedence. To initiate reception, set either SREN or CREN. Data is sampled at the RX/DT pin on the trailing edge of the TX/CK clock pin and is shifted into the Receive Shift Register (RSR). When a complete character is received into the RSR, the RCIF bit is set and the character is automatically transferred to the two character receive FIFO. The Least Significant eight bits of the top character in the receive FIFO are available in RCREG. The RCIF bit remains set as long as there are unread characters in the receive FIFO.

Note: If the RX/DT function is on an analog pin, the corresponding ANSEL bit must be cleared for the receiver to function.

LSLF	Logical Left Shift	MOVF	Move f		
Syntax:	[<i>label</i>]LSLF f{,d}	Syntax:	[<i>label</i>] MOVF f,d		
Operands:	$0 \le f \le 127$ d $\in [0,1]$	Operands:	$0 \le f \le 127$ $d \in [0,1]$		
Operation:	$(f < 7 >) \rightarrow C$	Operation:	$(f) \rightarrow (dest)$		
	$(f < 6:0 >) \rightarrow dest < 7:1 >$	Status Affected:	Z		
Status Affected:	C, Z	Description:	The contents of register f is moved to a destination dependent upon the		
Description:	The contents of register 'f' are shifted one bit to the left through the Carry flag. A '0' is shifted into the LSb. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is stored back in register 'f'.		status of d. If $d = 0$, destination is W register. If $d = 1$, the destination is file register f itself. $d = 1$ is useful to test a file register since status flag Z is affected.		
	C register f -0	Words:	1		
		Cycles:	1		
		Example:	MOVF FSR, 0		
LSRF	Logical Right Shift		After Instruction W = value in FSR register		
Syntax:	[<i>label</i>]LSRF f{,d}		Z = 1		

Syntax:	[<i>label</i>]LSRF f{,d}
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \left[0,1\right] \end{array}$
Operation:	$\begin{array}{l} 0 \rightarrow dest < 7 > \\ (f < 7:1 >) \rightarrow dest < 6:0 >, \\ (f < 0 >) \rightarrow C, \end{array}$
Status Affected:	C, Z
Description:	The contents of register 'f' are shifted one bit to the right through the Carry flag. A '0' is shifted into the MSb. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is stored back in register 'f'.

► C 0→ register f

39.11 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM[™] and dsPICDEM[™] demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ[®] security ICs, CAN, IrDA[®], PowerSmart battery management, SEEVAL[®] evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

39.12 Third-Party Development Tools

Microchip also offers a great collection of tools from third-party vendors. These tools are carefully selected to offer good value and unique functionality.

- Device Programmers and Gang Programmers from companies, such as SoftLog and CCS
- Software Tools from companies, such as Gimpel and Trace Systems
- Protocol Analyzers from companies, such as Saleae and Total Phase
- Demonstration Boards from companies, such as MikroElektronika, Digilent[®] and Olimex
- Embedded Ethernet Solutions from companies, such as EZ Web Lynx, WIZnet and IPLogika[®]

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	[X] ⁽¹⁾ - X T I Tape and Reel Temperature P Option Range	/ <u>XX</u> ackage	XXX Pattern	Exa a)	PIC16 Exten SPDIF	:: F18854- E/SP ded temperature P package
Device:	PIC16F18854; PIC16LF18854			b)	PIC16 Indust PDIP	iF18854- I/P trial temperature package
Tape and Reel Option:	Blank = Standard packaging (tube c T = Tape and Reel ⁽¹⁾	or tray)				
Temperature Range:	I = -40° C to $+85^{\circ}$ C (Indus E = -40° C to $+125^{\circ}$ C (External)	strial) nded)				
Package: ⁽²⁾ Pattern:	ML = 28-lead QFN 6x6mm MV = 28-lead UQFN 4x4x0.5mn SO = 28-lead SOIC SP = 28-lead SPDIP SS = 28-lead SSOP QTP, SQTP, Code or Special Require (blank otherwise)	ements		Not	ə 1: 2:	Tape and Reel identifier only appears in the catalog part number description. This identifier is used for ordering purposes and is not printed on the device package. Check with your Microchip Sales Office for package availability with the Tape and Reel option. Small form-factor packaging options may be available. Please check <u>www.microchip.com/packaging</u> for small-form factor package availability, or contact your local Sales Office.