



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	25
Program Memory Size	7KB (4K x 14)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 24x10b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SSOP (0.209", 5.30mm Width)
Supplier Device Package	28-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f18854-i-ss

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

R/P-1	R/P-1	U-1	U-1	U-1	U-1	U-1	U-1	U-1	U-1	U-1	U-1	R/P-1	R/P-1
LVP	SCANE	_	—			—	_	—	—	_	-	WRT	<1:0>
bit 13	bit 13 bit 0										bit 0		
Legend	:												
R = Readable bit P = Programmable bit				x = Bit is U = Unimplemented bit, read unknown				as '1'					
'0' = Bit	is cleared		'1' = Bit	is set		W = Wr	table bit	n = Valu	ie wher	n blank	or after	Bulk Er	ase

REGISTER 4-4: CONFIG4: CONFIGURATION WORD 4: MEMORY

bit 13 LVP: Low-Voltage Programming Enable bit

1 = Low-Voltage Programming is enabled. MCLR/VPP pin function is MCLR. MCLRE Configuration bit is ignored.

0 = High voltage (meeting VIHH level) on MCLR/VPP must be used for programming.

The LVP bit cannot be written (to zero) while operating from the LVP programming interface. This prevents accidental lockout from low-voltage programming while using low-voltage programming. High voltage programming is always available, regardless of the LVP Configuration bit value.

bit 12 SCANE: Scanner Enable bit

1 = Scanner module is available for use, SCANMD bit enables the module.

0 = Scanner module is NOT available for use, SCANMD bit is ignored.

bit 11-2 **Unimplemented**: Read as '1'

- bit 1-0 WRT<1:0>: Program Flash Self-Write Erase Protection bits
 - 11 = Write protection off
 - 10 = 0000h to 01FFh write-protected, 0200h to 0FFFh may be modified by EECON control
 - 01 = 0000h to 07FFh write-protected, 0800h to 0FFFh may be modified by EECON control
 - 00 = 0000h to 0FFFh write-protected, no addresses may be modified by EECON control

REGISTE	R 7-14: PIR3:	PERIPHERA	L INTERRU	IPT REQUES	T REGISTER	3	
U-0	U-0	R-0	R-0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0
_	_	RCIF	TXIF	BCL2IF	SSP2IF	BCL1IF	SSP1IF
bit 7					I		bit 0
Legend:							
R = Reada	Readable bit W = Writable bit U = Unimplemented bit, read as '0'						
u = Bit is u	nchanged	x = Bit is unki	nown	-n/n = Value a	at POR and BO	R/Value at all c	other Resets
'1' = Bit is s	set	'0' = Bit is cle	ared	HS = Hardwa	are clearable		
bit 7-6	Unimplemer	nted: Read as '	0'	(4)			
bit 5	RCIF: EUSA	RT Receive Inte	errupt Flag (r	ead-only) bit ⁽¹⁾			
	1 = The EUS 0 = The EUS	ART receive bu	uffer is not en uffer is empty	npty (contains a	it least one byte)	
bit 4	TXIF: FUSA	RT Transmit Int	errupt Flag (r	ead-only) bit(2)			
	1 = The EUS	ART transmit b	uffer contain	s at least one u	noccupied spac	e	
	0 = The EUS	ART transmit b	uffer is curre	ntly full. The app	olication firmwa	re should not w	rite to TXREG
	again, u	ntil more room l	becomes ava	ilable in the trai	nsmit buffer.		
bit 3	BCL2IF: MS	SP2 Bus Collisi	on Interrupt I	-lag bit			
	1 = A bus col	llision was dete	cted (must be	e cleared in soft	tware)		
hit 2			Dort (MSSE	2) Interrupt Ela	a hit		
DILZ	1 - The Tran	smission/Pece	ntion/Bus Co	2) Interrupt Fla	y Dil lata (must ba cla	ared in softwa	uro)
	0 = Waiting 1	for the Transmi	ssion/Recept	ion/Bus Conditi	on in progress	caleu ili soltwa	10)
bit 1	BCL1IF: MS	SP1 Bus Collisi	on Interrupt I	-lag bit			
	1 = A bus col 0 = No bus c	llision was dete collision was de	cted (must be tected	e cleared in sof	tware)		
bit 0	SSP1IF: Syn	chronous Seria	I Port (MSSF	21) Interrupt Fla	g bit		
	1 = The Tran	smission/Rece	ption/Bus Co	ndition is compl	ete (must be cle	eared in softwa	re)
	0 = Waiting	for the Transmi	ssion/Recept	ion/Bus Conditi	on in progress		,
Note 1:	The RCIF flag is a times to remove a	read-only bit. Il bytes from the	To clear the F e receive buf	RCIF flag, the fir fer.	mware must rea	ad from RCRE	G enough
2:	The TXIF flag is a	read-only bit, ir	ndicating if th	ere is room in th	ne transmit buffe	er. To clear the	TXIF flag, the
	firmware must writ	te enough data	to TXREG to	completely fill a	all available byte	es in the buffer.	The TXIF flag
	does not indicate	transmit comple	etion (use TR	IMI for this purp	oose instead).		

Note:	Interrupt flag bits are set when an interrupt							
	condition occurs, regardless of the state of							
	its corresponding enable bit or the Global							
	Enable bit, GIE, of the INTCON register.							
	User software should ensure the							
	appropriate interrupt flag bits are clear							
	prior to enabling an interrupt.							

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page	
OSCCON1	—	NOSC<2:0>				NDIV<3:0>				
OSCCON2	—	(COSC<2:0>			CDIV<3:0>				
OSCCON3	CSWHOLD	SOSCPWR	_	ORDY	NOSCR	—	—	_	103	
PCON0	STKOVF	STKUNF	WDTWV	RWDT	RMCLR	RI	POR	BOR	90	
STATUS	—	—	_	TO	PD	Z	DC	С	26	
WDTCON0	—	-			WDTPS<4:0)>		SEN	146	
WDTCON1	—	v	VDTCS<2:0>		—	WI	NDOW<2:0>	>	146	
WDTPSL				PSCN	T<7:0>				146	
WDTPSH			PSCNT<15:8>					146		
WDTTMR			WDTTM	R<4:0>		STATE	PSCNT	<17:16>	146	

TABLE 9-3: SUMMARY OF REGISTERS ASSOCIATED WITH WATCHDOG TIMER

Legend: – = unimplemented locations read as '0'. Shaded cells are not used by Watchdog Timer.

TABLE 9-4: SUMMARY OF CONFIGURATION WORD WITH WATCHDOG TIMER

Name	Bits	Bit -/7	Bit -/6	Bit 13/5	Bit 12/4	Bit 11/3	Bit 10/2	Bit 9/1	Bit 8/0	Register on Page
	13:8	_		FCMEN		CSWEN	_	—	CLKOUTEN	74
CONFIGT	1 7:0 — RST		RSTOSC<2:0	>	_	F	EXTOSC<2:0	>	74	

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by clock sources.

REGISTER 12-25: ANSELC: PORTC ANALOG SELECT REGISTER

| R/W-1/1 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| ANSC7 | ANSC6 | ANSC5 | ANSC4 | ANSC3 | ANSC2 | ANSC1 | ANSC0 |
| bit 7 | | | | | | | bit 0 |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0	ANSC<7:0> : Analog Select between Analog or Digital Function on Pins RC<7:0>, respectively ⁽¹⁾
	0 = Digital I/O. Pin is assigned to port or digital special function.
	1 = Analog input. Pin is assigned as analog input ⁽¹⁾ . Digital input buffer disabled.

Note 1: When setting a pin to an analog input, the corresponding TRIS bit must be set to Input mode in order to allow external control of the voltage on the pin.

REGISTER 12-26: WPUC: WEAK PULL-UP PORTC REGISTER

| R/W-0/0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| WPUC7 | WPUC6 | WPUC5 | WPUC4 | WPUC3 | WPUC2 | WPUC1 | WPUC0 |
| bit 7 | | | | | | | bit 0 |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 WPUC<7:0>: Weak Pull-up Register bits⁽¹⁾

- 1 = Pull-up enabled
- 0 = Pull-up disabled

Note 1: The weak pull-up device is automatically disabled if the pin is configured as an output.

12.11 Register Definitions: PORTE

REGISTER 12-32: PORTE: PORTE REGISTER

U-0	U-0	U-0	U-0	R-x/u	U-0	U-0	U-0			
_	_	—	_	RE3	—		_			
bit 7					•		bit 0			
Legend:										
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'						
u = Bit is unch	anged	x = Bit is unkr	nown	-n/n = Value	at POR and BO	R/Value at all o	ther Resets			
'1' = Bit is set		'0' = Bit is clea	ared							
bit 7-4	Unimplemen	ted: Read as '	כי							
hit 3	DE-22- DOPTE Input Din hit									

bit 3	RE<3>: PORTE Input Pin bit
	1 = Port pin is > ViH
	0 = Port pin is < VIL

bit 2-0 Unimplemented: Read as '0'

REGISTER 12-33: WPUE: WEAK PULL-UP PORTE REGISTER

U-0	U-0	U-0	U-0	R/W-1/1	U-0	U-0	U-0
—	—	—	_	WPUE3	—	—	—
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

0'
0

- bit 3 WPUE3: Weak Pull-up Register bit
 - 1 = Pull-up enabled
 - 0 = Pull-up disabled

bit 2-0 Unimplemented: Read as '0'

Note 1: Global WPUEN bit of the OPTION_REG register must be cleared for individual pull-ups to be enabled.

2: The weak pull-up device is automatically disabled if the pin is configured as an output.

Desired Input Pin	Value to Write to Register ⁽¹⁾
RA0	0x00
RA1	0x01
RA2	0x02
RA3	0x03
RA4	0x04
RA5	0x05
RA6	0x06
RA7	0x07
RB0	0x08
RB1	0x09
RB2	0x0A
RB3	0x0B
RB4	0x0C
RB5	0x0D
RB6	0x0E
RB7	0x0F
RC0	0x10
RC1	0x11
RC2	0x12
RC3	0x13
RC4	0x14
RC5	0x15
RC6	0x16
RC7	0x17
RE3	0x23

TABLE 13-2: PPS INPUT REGISTER VALUES

Note 1: Only a few of the values in this column are valid for any given signal. For example, since the INT signal can only be mapped to PORTA or PORTB pins, only the register values 0x00-0x0F (corresponding to RA<7:0> and RB<7:0>) are valid values to write to the INTPPS register.

15.6 Register Definitions: Interrupt-on-Change Control

REGISTER 15-1: IOCAP: INTERRUPT-ON-CHANGE PORTA POSITIVE EDGE REGISTER

| R/W-0/0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| IOCAP7 | IOCAP6 | IOCAP5 | IOCAP4 | IOCAP3 | IOCAP2 | IOCAP1 | IOCAP0 |
| bit 7 | | | | | | | bit 0 |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0

IOCAP<7:0>: Interrupt-on-Change PORTA Positive Edge Enable bits

- 1 = Interrupt-on-Change enabled on the pin for a positive-going edge. IOCAFx bit and IOCIF flag will be set upon detecting an edge.
- 0 = Interrupt-on-Change disabled for the associated pin.

REGISTER 15-2: IOCAN: INTERRUPT-ON-CHANGE PORTA NEGATIVE EDGE REGISTER

| R/W-0/0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| IOCAN7 | IOCAN6 | IOCAN5 | IOCAN4 | IOCAN3 | IOCAN2 | IOCAN1 | IOCAN0 |
| bit 7 | | | | | | | bit 0 |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0

bit 7-0

IOCAN<7:0>: Interrupt-on-Change PORTA Negative Edge Enable bits

- 1 = Interrupt-on-Change enabled on the pin for a negative-going edge. IOCAFx bit and IOCIF flag will be set upon detecting an edge.
- 0 = Interrupt-on-Change disabled for the associated pin.

REGISTER 15-3: IOCAF: INTERRUPT-ON-CHANGE PORTA FLAG REGISTER

| R/W/HS-0/0 |
|------------|------------|------------|------------|------------|------------|------------|------------|
| IOCAF7 | IOCAF6 | IOCAF5 | IOCAF4 | IOCAF3 | IOCAF2 | IOCAF1 | IOCAF0 |
| bit 7 | | | | | | | bit 0 |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	HS - Bit is set in hardware

IOCAF<7:0>: Interrupt-on-Change PORTA Flag bits

- 1 = An enabled change was detected on the associated pin.
 - Set when IOCAPx = 1 and a rising edge was detected on RAx, or when IOCANx = 1 and a falling edge was detected on RAx.
- 0 = No change was detected, or the user cleared the detected change.

22.2 CLCx Interrupts

An interrupt will be generated upon a change in the output value of the CLCx when the appropriate interrupt enables are set. A rising edge detector and a falling edge detector are present in each CLC for this purpose.

The CLCxIF bit of the associated PIR5 register will be set when either edge detector is triggered and its associated enable bit is set. The LCxINTP enables rising edge interrupts and the LCxINTN bit enables falling edge interrupts. Both are located in the CLCxCON register.

To fully enable the interrupt, set the following bits:

- · CLCxIE bit of the PIE5 register
- LCxINTP bit of the CLCxCON register (for a rising edge detection)
- LCxINTN bit of the CLCxCON register (for a falling edge detection)
- · PEIE and GIE bits of the INTCON register

The CLCxIF bit of the PIR5 register, must be cleared in software as part of the interrupt service. If another edge is detected while this flag is being cleared, the flag will still be set at the end of the sequence.

22.3 Output Mirror Copies

Mirror copies of all LCxCON output bits are contained in the CLCxDATA register. Reading this register reads the outputs of all CLCs simultaneously. This prevents any reading skew introduced by testing or reading the LCxOUT bits in the individual CLCxCON registers.

22.4 Effects of a Reset

The CLCxCON register is cleared to zero as the result of a Reset. All other selection and gating values remain unchanged.

22.5 Operation During Sleep

The CLC module operates independently from the system clock and will continue to run during Sleep, provided that the input sources selected remain active.

The HFINTOSC remains active during Sleep when the CLC module is enabled and the HFINTOSC is selected as an input source, regardless of the system clock source selected.

In other words, if the HFINTOSC is simultaneously selected as the system clock and as a CLC input source, when the CLC is enabled, the CPU will go idle during Sleep, but the CLC will continue to operate and the HFINTOSC will remain active.

This will have a direct effect on the Sleep mode current.

22.6 CLCx Setup Steps

The following steps should be followed when setting up the CLCx:

- Disable CLCx by clearing the LCxEN bit.
- Select desired inputs using CLCxSEL0 through CLCxSEL3 registers (See Table 22-2).
- Clear any associated ANSEL bits.
- Set all TRIS bits associated with inputs.
- · Clear all TRIS bits associated with outputs.
- Enable the chosen inputs through the four gates using CLCxGLS0, CLCxGLS1, CLCxGLS2, and CLCxGLS3 registers.
- Select the gate output polarities with the LCxGyPOL bits of the CLCxPOL register.
- Select the desired logic function with the LCxMODE<2:0> bits of the CLCxCON register.
- Select the desired polarity of the logic output with the LCxPOL bit of the CLCxPOL register. (This step may be combined with the previous gate output polarity step).
- If driving a device pin, set the desired pin PPS control register and also clear the TRIS bit corresponding to that output.
- If interrupts are desired, configure the following bits:
 - Set the LCxINTP bit in the CLCxCON register for rising event.
 - Set the LCxINTN bit in the CLCxCON register for falling event.
 - Set the CLCxIE bit of the PIE5 register.
 - Set the GIE and PEIE bits of the INTCON register.
- Enable the CLCx by setting the LCxEN bit of the CLCxCON register.

TABLE 23-1: ADC CLOCK PERIOD (TAD) Vs. DEVICE OPERATING FREQUENCIES

ADC Clock	Period (TAD)	Device Frequency (Fosc)					
ADC Clock Source	ADCCS<5:0>	32 MHz	20 MHz	16 MHz	8 MHz	4 MHz	1 MHz
Fosc/2	000001	62.5ns ⁽²⁾	100 ns ⁽²⁾	125 ns ⁽²⁾	250 ns ⁽²⁾	500 ns ⁽²⁾	2.0 μs
Fosc/4	000010	125 ns ⁽²⁾	200 ns ⁽²⁾	250 ns ⁽²⁾	500 ns ⁽²⁾	1.0 μs	4.0 μs
Fosc/6	000011	187.5 ns ⁽²⁾	300 ns ⁽²⁾	375 ns ⁽²⁾	750 ns ⁽²⁾	1.5 μs	6.0 μs
Fosc/8	000100	250 μs ⁽²⁾	400 ns ⁽²⁾	500 μs ⁽²⁾	1.0 μs	2.0 μs	8.0 μs ⁽³⁾
Fosc/16	000101	500 ns ⁽²⁾	800 ns ⁽²⁾	1.0 μs	2.0 μs	4.0 μs	16.0 μs ⁽²⁾
Fosc/128	111111	4.0 μs	6.4 μs	8.0 μs	16.0 μs ⁽³⁾	32.0 μs ⁽²⁾	128.0 μs ⁽²⁾
FRC	ADCS(ADCON0 <4>)=1	1.0-6.0 μs ⁽¹⁾					

Legend: Shaded cells are outside of recommended range.

Note 1: See TAD parameter for FRC source typical TAD value.

- **2:** These values violate the required TAD time.
- **3:** Outside the recommended TAD time.
- 4: The ADC clock period (TAD) and total ADC conversion time can be minimized when the ADC clock is derived from the system clock FOSC. However, the FRC oscillator source must be used when conversions are to be performed with the device in Sleep mode.

FIGURE 23-2: ANALOG-TO-DIGITAL CONVERSION TAD CYCLES



	U-0	U-0	U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets '1' = Bit is set '0' = Bit is cleared bit 7-4 Unimplemented: Read as '0' bit 3-0 MDCLS<3:0> Modulator Data High Carrier Selection bits (1) 1111 = LC4_out 1101 = LC2_out 1100 = LC1_out 1011 = NCO output 1000 = CCP5 output (PWM Output mode only) 0111 = CCP4 output (PWM Output mode only) 0111 = CCP2 output (PWM Output mode only) 0111 = CCP2 output (PWM Output mode only) 0110 = CCP2 output (PWM Output mode only) 0111 = CCP2 output (PWM Output mode only) 0110 = CCP2 output (PWM Output mode only) 0100 = CCP1 output (PWM Output mode only) 0101 = CCP2 output (PWM Output mode only) 0102 = CCP1 output (PWM Output mode only) 0111 = Reference clock module signal (CLKR) 0101 = HFINTOSC 0001 = Fosc 0000 = Pin selected by MDCARLPPS	_	—	—	—		MDCLS<	<3:0> ⁽¹⁾	
Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets '1' = Bit is set '0' = Bit is cleared bit 7-4 Unimplemented: Read as '0' bit 3-0 MDCLS<3:0> Modulator Data High Carrier Selection bits (1) 1111 = LC4_out 1110 = LC3_out 1100 = LC2_out 1101 = LC2_out 1011 = NCO output 1001 = PWM6_out 1000 = CCP5 output (PWM Output mode only) 0111 = CCP4 output (PWM Output mode only) 0111 = CCP2 output (PWM Output mode only) 0101 = CCP2 output (PWM Output mode only) 0101 = CCP3 output (PWM Output mode only) 0101 = CCP2 output (PWM Output mode only) 0101 = CCP3 output (PWM Output mode only) 0101 = CCP2 output (PWM Output mode only) 0101 = CCP2 output (PWM Output mode only) 0101 = CCP2 output (PWM Output mode only) 0100 = CCP1 output (PWM Output mode only) 0101 = CCP2 output (PWM Output mode only) 0101 = CCP3 output (PWM Output mode only) 0101 = CCP3 output (PWM Output mode only) 0100 = CCP1 output (PWM Output mode only) 0101 = CCP3 output (PWM Output mode only) 0101 = Ference clock module signal (CLKR) 0010 = HFINTOSC	bit 7				·			bit 0
Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets '1' = Bit is set '0' = Bit is cleared bit 7-4 Unimplemented: Read as '0' bit 3-0 MDCLS<3:0> Modulator Data High Carrier Selection bits ⁽¹⁾ 1111 = LC4_out 1110 = LC3_out 1100 = LC1_out 1011 = NCO output 1011 = NCO output 1001 = PWM6_out 1000 = CCP5 output (PWM Output mode only) 0111 = CCP4 output (PWM Output mode only) 0111 = CCP3 output (PWM Output mode only) 0110 = CCP2 output (PWM Output mode only) 0110 = CCP2 output (PWM Output mode only) 0101 = CCP2 output (PWM Output mode only) 0101 = CCP2 output (PWM Output mode only) 0101 = CCP1 output (PWM Output mode only) 0101 = CCP2 output (PWM Output mode only) 0101 = CCP1 output (PWM Output mode only) 0101 = CCP2 output (PWM Output mode only) 0101 = CCP1 output (PWM Output mode only) 0101 = CCP1 output (PWM Output mode only) 011 = Reference clock module signal (CLKR) 0010 = HFINTOSC 0001 = Fosc 0000 = Pin selected by MDCARLPPS 0001 = Pin selected by MDCARLPPS								
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets '1' = Bit is set '0' = Bit is cleared bit 7-4 Unimplemented: Read as '0' bit 3-0 MDCLS<3:0> Modulator Data High Carrier Selection bits ⁽¹⁾ 1111 = LC4_out 1101 = LC2_out 1000 = LC1_out 1011 = NCO output 1001 = PWM7_out 1001 = PWM7_out 1001 = CCP5 output (PWM Output mode only) 0111 = CCP4 output (PWM Output mode only) 0101 = CCP2 output (PWM Output mode only) 0101 = CCP1 output (PWM Output mode only) 0101 = Reference clock module signal (CLKR) 0010 = HFINTOSC 0001 = Fosc 0000 = Pin selected by MDCARLPPS	Legend:							
u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets '1' = Bit is set '0' = Bit is cleared bit 7-4 Unimplemented: Read as '0' bit 3-0 MDCLS<3:0> Modulator Data High Carrier Selection bits ⁽¹⁾ 1111 = LC4_out 1100 = LC3_out 1100 = LC2_out 1001 = RCO output 1010 = PWM7_out 1000 = CCP5 output (PWM Output mode only) 0111 = CCP4 output (PWM Output mode only) 0110 = CCP3 output (PWM Output mode only) 0101 = CCP3 output (PWM Output mode only) 0101 = CCP2 output (PWM Output mode only) 0101 = CCP2 output (PWM Output mode only) 0101 = CCP2 output (PWM Output mode only) 0101 = FGSC 0001 = FGSC 0000 = Pin selected by MDCARLPPS 0001 = FGSC	R = Readable	bit	W = Writable bit		U = Unimpler	nented bit, read	as '0'	
'1' = Bit is set '0' = Bit is cleared bit 7-4 Unimplemented: Read as '0' bit 3-0 MDCLS<3:0> Modulator Data High Carrier Selection bits ⁽¹⁾ 1111 = LC4_out 1110 = LC3_out 1101 = LC2_out 1101 = LC2_out 1011 = NCO output 1011 = NCO output 1001 = PWM6_out 1000 = CCP5 output (PWM Output mode only) 0111 = CCP4 output (PWM Output mode only) 0110 = CCP3 output (PWM Output mode only) 0101 = CCP3 output (PWM Output mode only) 0101 = CCP3 output (PWM Output mode only) 0101 = CCP1 output (PWM Output mode only) 0101 = CCP2 output (PWM Output mode only) 0101 = CCP2 output (PWM Output mode only) 0101 = CCP2 output (PWM Output mode only) 0101 = FCP1 output (PWM Output mode only) 0101 = CCP1 output (PWM Output mode only) 0101 = FCP1 output (PWM Output mode only) 0101 = FCP1 output (PWM Output mode only) 0101 = HFINTOSC 0001 = FOSC 0001 = FOSC 0001 = FOSC 0000 = Pin selected by MDCARLPPS 0001 = FOSC	u = Bit is uncha	anged	x = Bit is unkr	nown	-n/n = Value a	at POR and BOF	२/Value at all o	ther Resets
bit 7-4 Unimplemented: Read as '0' bit 3-0 MDCLS<3:0> Modulator Data High Carrier Selection bits ⁽¹⁾ 1111 = LC4_out 1100 = LC3_out 1101 = LC2_out 1001 = LC2_out 1001 = NCO output 1011 = NCO output 1001 = PWM6_out 1000 = CCP5 output (PWM Output mode only) 0111 = CCP4 output (PWM Output mode only) 0110 = CCP3 output (PWM Output mode only) 0100 = CCP3 output (PWM Output mode only) 0101 = CCP4 output (PWM Output mode only) 0101 = CCP4 output (PWM Output mode only) 0101 = CCP1 output (PWM Output mode only) 0101 = Reference clock module signal (CLKR) 0010 = HFINTOSC 0001 = Fosc 0000 = Pin selected by MDCARLPPS	'1' = Bit is set		'0' = Bit is clea	ared				
bit 7-4 Unimplemented: Read as '0' bit 3-0 MDCLS<3:0> Modulator Data High Carrier Selection bits ⁽¹⁾ 1111 = LC4_out 1110 = LC3_out 1101 = LC2_out 1100 = LC1_out 1011 = NCO output 1010 = PWM7_out 1001 = PWM6_out 1000 = CCP5 output (PWM Output mode only) 0111 = CCP4 output (PWM Output mode only) 0101 = CCP3 output (PWM Output mode only) 0101 = CCP2 output (PWM Output mode only) 0101 = CCP2 output (PWM Output mode only) 0101 = CCP2 output (PWM Output mode only) 0101 = CCP1 output (PWM Output mode only) 0101 = Reference clock module signal (CLKR) 0010 = HFINTOSC 0001 = Fosc 0000 = Pin selected by MDCARLPPS								
bit 3-0 MDCLS<3:0> Modulator Data High Carrier Selection bits ⁽¹⁾ 1111 = LC4_out 1110 = LC3_out 1100 = LC2_out 1000 = LC1_out 1011 = NCO output 1010 = PWM7_out 1001 = PWM6_out 1000 = CCP5 output (PWM Output mode only) 0111 = CCP4 output (PWM Output mode only) 0110 = CCP3 output (PWM Output mode only) 0101 = CCP2 output (PWM Output mode only) 0101 = CCP2 output (PWM Output mode only) 0101 = CCP1 output (PWM Output mode only) 0101 = Reference clock module signal (CLKR) 0010 = HFINTOSC 0001 = Fosc 0000 = Pin selected by MDCARLPPS	bit 7-4	Unimplemen	ted: Read as '	0'				
1111 = LC4_out 1100 = LC3_out 1001 = LC2_out 1000 = LC1_out 1011 = NCO output 1010 = PWM7_out 1001 = PWM6_out 1000 = CCP5 output (PWM Output mode only) 0111 = CCP4 output (PWM Output mode only) 0110 = CCP3 output (PWM Output mode only) 0101 = CCP2 output (PWM Output mode only) 0101 = CCP1 output (PWM Output mode only) 0101 = CCP1 output (PWM Output mode only) 0101 = Reference clock module signal (CLKR) 0010 = HFINTOSC 0001 = Fosc 0000 = Pin selected by MDCARLPPS	bit 3-0	MDCLS<3:0>	Modulator Da	ta High Carrie	er Selection bits	₃ (1)		
<pre>1110 = LC3_out 1101 = LC2_out 1100 = LC1_out 1011 = NCO output 1010 = PWM7_out 1001 = PWM6_out 1000 = CCP5 output (PWM Output mode only) 0111 = CCP4 output (PWM Output mode only) 0110 = CCP3 output (PWM Output mode only) 0101 = CCP2 output (PWM Output mode only) 0100 = CCP1 output (PWM Output mode only) 0101 = Reference clock module signal (CLKR) 0010 = HFINTOSC 0001 = Fosc 0000 = Pin selected by MDCARLPPS</pre>		1111 = LC4	out	C C				
<pre>1101 = LC2_out 1100 = LC1_out 1011 = NCO output 1010 = PWM7_out 1001 = PWM6_out 1000 = CCP5 output (PWM Output mode only) 0111 = CCP4 output (PWM Output mode only) 0110 = CCP3 output (PWM Output mode only) 0101 = CCP2 output (PWM Output mode only) 0100 = CCP1 output (PWM Output mode only) 0101 = Reference clock module signal (CLKR) 0010 = HFINTOSC 0001 = Fosc 0000 = Pin selected by MDCARLPPS</pre>		1110 = LC3	_out					
<pre>1100 = LC1_out 1011 = NCO output 1010 = PWM7_out 1001 = PWM6_out 1000 = CCP5 output (PWM Output mode only) 0111 = CCP4 output (PWM Output mode only) 0110 = CCP3 output (PWM Output mode only) 0101 = CCP2 output (PWM Output mode only) 0100 = CCP1 output (PWM Output mode only) 0101 = Reference clock module signal (CLKR) 0010 = HFINTOSC 0001 = Fosc 0000 = Pin selected by MDCARLPPS</pre>		1101 = LC2	_out					
<pre>1011 = NCO output 1010 = PWM7_out 1001 = PWM6_out 1000 = CCP5 output (PWM Output mode only) 0111 = CCP4 output (PWM Output mode only) 0110 = CCP3 output (PWM Output mode only) 0101 = CCP2 output (PWM Output mode only) 0100 = CCP1 output (PWM Output mode only) 0101 = Reference clock module signal (CLKR) 0010 = HFINTOSC 0001 = Fosc 0000 = Pin selected by MDCARLPPS</pre>		1100 = LC1	_out					
<pre>1010 = PWM7_out 1001 = PWM6_out 1000 = CCP5 output (PWM Output mode only) 0111 = CCP4 output (PWM Output mode only) 0110 = CCP3 output (PWM Output mode only) 0101 = CCP2 output (PWM Output mode only) 0100 = CCP1 output (PWM Output mode only) 0101 = Reference clock module signal (CLKR) 0010 = HFINTOSC 0001 = Fosc 0000 = Pin selected by MDCARLPPS</pre>		1011 = NCC) output					
<pre>1001 = PWM6_out 1000 = CCP5 output (PWM Output mode only) 0111 = CCP4 output (PWM Output mode only) 0110 = CCP3 output (PWM Output mode only) 0101 = CCP2 output (PWM Output mode only) 0100 = CCP1 output (PWM Output mode only) 0111 = Reference clock module signal (CLKR) 0011 = Reference clock module signal (CLKR) 0010 = HFINTOSC 0001 = Fosc 0000 = Pin selected by MDCARLPPS</pre>		1010 = PWN	/I7_out					
<pre>1000 = CCP5 output (PWM Output mode only) 0111 = CCP4 output (PWM Output mode only) 0110 = CCP3 output (PWM Output mode only) 0101 = CCP2 output (PWM Output mode only) 0100 = CCP1 output (PWM Output mode only) 0011 = Reference clock module signal (CLKR) 0010 = HFINTOSC 0001 = Fosc 0000 = Pin selected by MDCARLPPS</pre>		1001 = PWN	/16_out					
0111 = CCP4 output (PWM Output mode only) 0110 = CCP3 output (PWM Output mode only) 0101 = CCP2 output (PWM Output mode only) 0100 = CCP1 output (PWM Output mode only) 0011 = Reference clock module signal (CLKR) 0010 = HFINTOSC 0001 = Fosc 0000 = Pin selected by MDCARLPPS		1000 = CCP	95 output (PWN	1 Output mode	e only)			
0110 = CCP3 output (PWM Output mode only) 0101 = CCP2 output (PWM Output mode only) 0100 = CCP1 output (PWM Output mode only) 0011 = Reference clock module signal (CLKR) 0010 = HFINTOSC 0001 = Fosc 0000 = Pin selected by MDCARLPPS		0111 = CCP	4 output (PWN	1 Output mode	e only)			
0101 = CCP2 output (PWM Output mode only) 0100 = CCP1 output (PWM Output mode only) 0011 = Reference clock module signal (CLKR) 0010 = HFINTOSC 0001 = Fosc 0000 = Pin selected by MDCARLPPS		0110 = CCP	3 output (PWN	1 Output mode	e only)			
0100 = CCP1 output (PWM Output mode only) 0011 = Reference clock module signal (CLKR) 0010 = HFINTOSC 0001 = Fosc 0000 = Pin selected by MDCARLPPS		0101 = CCP	2 output (PWN	1 Output mode	e only)			
0011 = Reference clock module signal (CLKR) 0010 = HFINTOSC 0001 = Fosc 0000 = Pin selected by MDCARLPPS		0100 = CCP	1 output (PWN	1 Output mode	e only)			
0010 = HFINTOSC 0001 = Fosc 0000 = Pin selected by MDCARLPPS		0011 = Refe	erence clock mo	odule signal (0	CLKR)			
0001 = Fosc 0000 = Pin selected by MDCARLPPS		0010 = HFIN	NTOSC					
0000 = Pin selected by MDCARLPPS		0001 = Fost	C					
		0000 = Pin s	selected by MD	CARLPPS				

REGISTER 26-5: MDCARL: MODULATION LOW CARRIER CONTROL REGISTER

Note 1: Narrowed carrier pulse widths or spurs may occur in the signal stream if the carrier is not synchronized.

28.3 Timer Prescaler

Timer1 has four prescaler options allowing 1, 2, 4 or 8 divisions of the clock input. The CKPS bits of the T1CON register control the prescale counter. The prescale counter is not directly readable or writable; however, the prescaler counter is cleared upon a write to TMR1H or TMR1L.

28.4 Secondary Oscillator

A dedicated low-power 32.768 kHz oscillator circuit is built-in between pins SOSCI (input) and SOSCO (amplifier output). This internal circuit is designed to be used in conjunction with an external 32.768 kHz crystal.

The oscillator circuit is enabled by setting the SOSCEN bit of the OSCEN register. The oscillator will continue to run during Sleep.

Note: The oscillator requires a start-up and stabilization time before use. Thus, SOSCEN should be set and a suitable delay observed prior to using Timer1 with the SOSC source. A suitable delay similar to the OST delay can be implemented in software by clearing the TMR1IF bit then presetting the TMR1H:TMR1L register pair to FC00h. The TMR1IF flag will be set when 1024 clock cycles have elapsed, thereby indicating that the oscillator is running and reasonably stable.

28.5 Timer Operation in Asynchronous Counter Mode

If the control bit SYNC of the T1CON register is set, the external clock input is not synchronized. The timer increments asynchronously to the internal phase clocks. If the external clock source is selected then the timer will continue to run during Sleep and can generate an interrupt on overflow, which will wake-up the processor. However, special precautions in software are needed to read/write the timer (see Section 28.5.1 "Reading and Writing Timer1 in Asynchronous Counter Mode").

Note: When switching from synchronous to asynchronous operation, it is possible to skip an increment. When switching from asynchronous to synchronous operation, it is possible to produce an additional increment.

28.5.1 READING AND WRITING TIMER1 IN ASYNCHRONOUS COUNTER MODE

Reading TMR1H or TMR1L while the timer is running from an external asynchronous clock will ensure a valid read (taken care of in hardware). However, the user should keep in mind that reading the 16-bit timer in two 8-bit values itself, poses certain problems, since the timer may overflow between the reads.

For writes, it is recommended that the user simply stop the timer and write the desired values. A write contention may occur by writing to the timer registers, while the register is incrementing. This may produce an unpredictable value in the TMR1H:TMR1L register pair.

28.6 Timer Gate

Timer1 can be configured to count freely or the count can be enabled and disabled using the time gate circuitry. This is also referred to as Timer Gate Enable.

The timer gate can also be driven by multiple selectable sources.

28.6.1 TIMER GATE ENABLE

The Timer Gate Enable mode is enabled by setting the GE bit of the T1GCON register. The polarity of the Timer Gate Enable mode is configured using the GPOL bit of the T1GCON register.

When Timer Gate Enable mode is enabled, the timer will increment on the rising edge of the Timer1 clock source. When Timer Gate Enable mode is disabled, no incrementing will occur and the timer will hold the current count. See Figure 28-3 for timing details.

TABLE 28-2: TIMER GATE ENABLE SELECTIONS

T1CLK	T1GPOL	T1G	Timer Operation	
\uparrow	1	1	Counts	
\uparrow	1	0	Holds Count	
\uparrow	0	1	Holds Count	
\uparrow	0	0	Counts	

29.5.6 EDGE-TRIGGERED ONE-SHOT MODE

The Edge-Triggered One-Shot modes start the timer on an edge from the external signal input, after the ON bit is set, and clear the ON bit when the timer matches the PRx period value. The following edges will start the timer:

- Rising edge (MODE<4:0> = 01001)
- Falling edge (MODE<4:0> = 01010)
- Rising or Falling edge (MODE<4:0> = 01011)

If the timer is halted by clearing the ON bit then another TMRx_ers edge is required after the ON bit is set to resume counting. Figure 29-9 illustrates operation in the rising edge One-Shot mode.

When Edge-Triggered One-Shot mode is used in conjunction with the CCP then the edge-trigger will activate the PWM drive and the PWM drive will deactivate when the timer matches the CCPRx pulse width value and stay deactivated when the timer halts at the PRx period count match.

FIGURE 29-9: EDGE-TRIGGERED ONE-SHOT MODE TIMING DIAGRAM (MODE = 01001)



29.5.7 EDGE-TRIGGERED HARDWARE LIMIT ONE-SHOT MODE

In Edge-Triggered Hardware Limit One-Shot modes the timer starts on the first external signal edge after the ON bit is set and resets on all subsequent edges. Only the first edge after the ON bit is set is needed to start the timer. The counter will resume counting automatically two clocks after all subsequent external Reset edges. Edge triggers are as follows:

- Rising edge start and Reset (MODE<4:0> = 01100)
- Falling edge start and Reset (MODE<4:0> = 01101)

The timer resets and clears the ON bit when the timer value matches the PRx period value. External signal edges will have no effect until after software sets the ON bit. Figure 29-10 illustrates the rising edge hardware limit one-shot operation.

When this mode is used in conjunction with the CCP then the first starting edge trigger, and all subsequent Reset edges, will activate the PWM drive. The PWM drive will deactivate when the timer matches the CCPRx pulse-width value and stay deactivated until the timer halts at the PRx period match unless an external signal edge resets the timer before the match occurs.

30.1 Capture Mode

The Capture mode function described in this section is available and identical for all CCP modules.

Capture mode makes use of the 16-bit Timer1 resource. When an event occurs on the capture source, the 16-bit CCPRxH:CCPRxL register pair captures and stores the 16-bit value of the TMR1H:TMR1L register pair, respectively. An event is defined as one of the following and is configured by the CCPxMODE<3:0> bits of the CCPxCON register:

- · Every falling edge
- · Every rising edge
- Every 4th rising edge
- Every 16th rising edge

When a capture is made, the Interrupt Request Flag bit CCPxIF of the PIR6 register is set. The interrupt flag must be cleared in software. If another capture occurs before the value in the CCPRxH, CCPRxL register pair is read, the old captured value is overwritten by the new captured value. Figure 30-1 shows a simplified diagram of the capture operation.

30.1.1 CAPTURE SOURCES

In Capture mode, the CCPx pin should be configured as an input by setting the associated TRIS control bit.

Note:	If the CCPx pin is configured as an output,					
	a write to the port can cause a capture					
	condition.					

The capture source is selected by configuring the CCPxCTS<2:0> bits of the CCPxCAP register. The following sources can be selected:

- CCPxPPS input
- C1OUT_sync
- C2OUT_sync
- IOC_interrupt
- LC1_out
- LC2_out
- LC3_out
- LC4_out

FIGURE 30-1: CAPTURE MODE OPERATION BLOCK DIAGRAM



32.6.10 GATED COUNTER MODE

This mode counts pulses on the SMTx_signal input, gated by the SMTxWIN input. It begins incrementing the timer upon seeing a rising edge of the SMTxWIN input and updates the SMTxCPW register upon a falling edge on the SMTxWIN input. See Figure 32-19 and Figure 32-20.

33.3 EUSART Baud Rate Generator (BRG)

The Baud Rate Generator (BRG) is an 8-bit or 16-bit timer that is dedicated to the support of both the asynchronous and synchronous EUSART operation. By default, the BRG operates in 8-bit mode. Setting the BRG16 bit of the BAUD1CON register selects 16-bit mode.

The SPBRGH, SPBRGL register pair determines the period of the free running baud rate timer. In Asynchronous mode the multiplier of the baud rate period is determined by both the BRGH bit of the TX1STA register and the BRG16 bit of the BAUD1CON register. In Synchronous mode, the BRGH bit is ignored.

Table 33-1 contains the formulas for determining the baud rate. Example 33-1 provides a sample calculation for determining the baud rate and baud rate error.

Typical baud rates and error values for various Asynchronous modes have been computed for your convenience and are shown in Table 33-3. It may be advantageous to use the high baud rate (BRGH = 1), or the 16-bit BRG (BRG16 = 1) to reduce the baud rate error. The 16-bit BRG mode is used to achieve slow baud rates for fast oscillator frequencies.

Writing a new value to the SPBRGH, SPBRGL register pair causes the BRG timer to be reset (or cleared). This ensures that the BRG does not wait for a timer overflow before outputting the new baud rate.

If the system clock is changed during an active receive operation, a receive error or data loss may result. To avoid this problem, check the status of the RCIDL bit to make sure that the receive operation is idle before changing the system clock.

EXAMPLE 33-1: CALCULATING BAUD RATE ERROR

For a device with Fosc of 16 MHz, desired baud rate of 9600, Asynchronous mode, 8-bit BRG: Fosc Desired Baud Rate = $\frac{1000}{64([SPBRGH:SPBRGL] + 1)}$ Solving for SPBRGH:SPBRGL: Fosc $X = \frac{Desired Baud Rate}{-1}$ 64 16000000 $\frac{9600}{64} - 1$ = [25.042] = 25 Calculated Baud Rate = $\frac{16000000}{64(25+1)}$ = 9615Error = Calc. Baud Rate – Desired Baud Rate Desired Baud Rate $= \frac{(9615 - 9600)}{9600} = 0.16\%$

33.3.1 AUTO-BAUD DETECT

The EUSART module supports automatic detection and calibration of the baud rate.

In the Auto-Baud Detect (ABD) mode, the clock to the BRG is reversed. Rather than the BRG clocking the incoming RX signal, the RX signal is timing the BRG. The Baud Rate Generator is used to time the period of a received 55h (ASCII "U") which is the Sync character for the LIN bus. The unique feature of this character is that it has five rising edges including the Stop bit edge.

Setting the ABDEN bit of the BAUD1CON register starts the auto-baud calibration sequence. While the ABD sequence takes place, the EUSART state machine is held in Idle. On the first rising edge of the receive line, after the Start bit, the SPBRG begins counting up using the BRG counter clock as shown in Figure 33-6. The fifth rising edge will occur on the RX pin at the end of the eighth bit period. At that time, an accumulated value totaling the proper BRG period is left in the SPBRGH, SPBRGL register pair, the ABDEN bit is automatically cleared and the RCIF interrupt flag is set. The value in the RCREG needs to be read to clear the RCIF interrupt. RCREG content should be discarded. When calibrating for modes that do not use the SPBRGH register the user can verify that the SPBRGL register did not overflow by checking for 00h in the SPBRGH register.

The BRG auto-baud clock is determined by the BRG16 and BRGH bits as shown in Table 33-1. During ABD, both the SPBRGH and SPBRGL registers are used as a 16-bit counter, independent of the BRG16 bit setting. While calibrating the baud rate period, the SPBRGH and SPBRGL registers are clocked at 1/8th the BRG base clock rate. The resulting byte measurement is the average bit time when clocked at full speed.

- Note 1: If the WUE bit is set with the ABDEN bit, auto-baud detection will occur on the byte following the Break character (see Section 33.3.3 "Auto-Wake-up on Break").
 - 2: It is up to the user to determine that the incoming character baud rate is within the range of the selected BRG clock source. Some combinations of oscillator frequency and EUSART baud rates are not possible.
 - 3: During the auto-baud process, the auto-baud counter starts counting at one. Upon completion of the auto-baud sequence, to achieve maximum accuracy, subtract 1 from the SPBRGH:SPBRGL register pair.

TABLE 33-1: BRG COUNTER CLOCK RATES

BRG16	BRGH	BRG Base Clock	BRG ABD Clock		
0	0	Fosc/64	Fosc/512		
0	1	Fosc/16	Fosc/128		
1	0	Fosc/16	Fosc/128		
1	1	Fosc/4	Fosc/32		

Note: During the ABD sequence, SPBRGL and SPBRGH registers are both used as a 16-bit counter, independent of the BRG16 setting.

0000h XXXXh 001Ch **BRG** Value Edge #5 Edge #1 Edge #2 Edge #3 Edge #4 bit 0 bit 1 bit 2 bit 3 bit 4 bit 5 bit 6 bit 7 RX pin Start Stop bit Auto Cleared Set by User ABDEN bit RCIDL RCIF bit (Interrupt) Read RCREG SPBRGL XXh 1Ch XXh 00h SPBRGH Note 1: The ABD sequence requires the EUSART module to be configured in Asynchronous mode.

FIGURE 33-6: AUTOMATIC BAUD RATE CALIBRATION

CALL	Call Subroutine		
Syntax:	[<i>label</i>] CALL k		
Operands:	$0 \leq k \leq 2047$		
Operation:	(PC)+ 1 \rightarrow TOS, k \rightarrow PC<10:0>, (PCLATH<6:3>) \rightarrow PC<14:11>		
Status Affected:	None		
Description:	Call Subroutine. First, return address (PC + 1) is pushed onto the stack. The 11-bit immediate address is loaded into PC bits <10:0>. The upper bits of the PC are loaded from PCLATH. CALL is a 2-cycle instruction.		

CLRWDT	Clear Watchdog Timer
Syntax:	[label] CLRWDT
Operands:	None
Operation:	$\begin{array}{l} \text{O0h} \rightarrow \text{WDT} \\ \text{0} \rightarrow \text{WDT prescaler,} \\ \text{1} \rightarrow \overline{\text{TO}} \\ \text{1} \rightarrow \overline{\text{PD}} \end{array}$
Status Affected:	TO, PD
Description:	CLRWDT instruction resets the Watch- dog Timer. It also resets the prescaler of the WDT. Status bits \overline{TO} and \overline{PD} are set.

CALLW	Subroutine Call With W
Syntax:	[label] CALLW
Operands:	None
Operation:	(PC) +1 → TOS, (W) → PC<7:0>, (PCLATH<6:0>) → PC<14:8>
Status Affected:	None
Description:	Subroutine call with W. First, the return address (PC + 1) is pushed onto the return stack. Then, the contents of W is loaded into PC<7:0>, and the contents of PCLATH into PC<14:8>. CALLW is a 2-cycle instruction.

COMF	Complement f			
Syntax:	[<i>label</i>] COMF f,d			
Operands:	$\begin{array}{l} 0\leq f\leq 127\\ d\in [0,1] \end{array}$			
Operation:	$(\overline{f}) \rightarrow (destination)$			
Status Affected:	Z			
Description:	The contents of register 'f' are complemented. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f'.			

CLRF	Clear f			
Syntax:	[label] CLRF f			
Operands:	$0 \leq f \leq 127$			
Operation:	$\begin{array}{l} 00h \rightarrow (f) \\ 1 \rightarrow Z \end{array}$			
Status Affected:	Z			
Description:	The contents of register 'f' are cleared and the Z bit is set.			

DECF	Decrement f
Syntax:	[label] DECF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(f) - 1 \rightarrow (destination)
Status Affected:	Z
Description:	Decrement register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

CLRWClear WSyntax:[label] CLRWOperands:NoneOperation: $00h \rightarrow (W)$
 $1 \rightarrow Z$ Status Affected:ZDescription:W register is cleared. Zero bit (Z) is
set.

37.4 AC Characteristics







Standard Operating Conditions (unless otherwise stated)								
Param. No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions	
IO1*	T _{CLKOUTH}	CLKOUT rising edge delay (rising edge Fosc (Q1 cycle) to falling edge CLKOUT	\searrow	—	70	ns		
IO2*	T _{CLKOUTL}	CLKOUT falling edge delay (rising edge Fosc (Q3 cycle) to rising edge CLKQUT	> −	—	72	ns		
IO3*	T _{IO_VALID}	Port output valid time (rising edge Fose (Q1 cycle) to port valid)	—	50	70	ns		
IO4*	T _{IO_SETUP}	Port input setup time (Setup time before rising edge Fosc – Q2 cycle)	20	—	—	ns		
IO5*	T _{IO_HOLD}	Port input hold time (Hold time after rising edge Føsc – Q2 cycle)	50	—	—	ns		
IO6*	T _{IOR_SLREN}	Port I/Q rise time, slew rate enabled	—	25	—	ns	VDD = 3.0V	
107*	TIOR_SLRDIS	Port t/Q rise time, slew rate disabled	_	5	—	ns	VDD = 3.0V	
IO8*	TIOF_SLREN	Port NO fall time, slow rate enabled	_	25		ns	VDD = 3.0V	
IO9*	TIOF_SLREIS	Rort I/O fall time, slew rate disabled	_	5	_	ns	VDD = 3.0V	
IO10*	TINT	NT pin high or low time to trigger an interrupt	25	—	—	ns		
IO11* <	Toc	Interrupt-on-Change minimum high or low time to trigger interrupt	25	_	_	ns		
*These parameters are characterized but not tested.								

TABLE 37-14: COMPARATOR SPECIFICATIONS

Operating Conditions (unless otherwise stated) VDD = 3.0V, TA = 25°C								
Param. No.	Sym.	Characteristics	Min.	Тур.	Max.	Units Comments		
CM01	VIOFF	Input Offset Voltage	—	_	±30	mV VICM = VDD/2		
CM02	VICM	Input Common Mode Range	GND	_	Vdd			
CM03	CMRR	Common Mode Input Rejection Ratio	—	50	—	⟨dB /		
CM04	VHYST	Comparator Hysteresis	15	25	35	mV		
CM05	TRESP ⁽¹⁾	Response Time, Rising Edge	—	300	600	ns		
		Response Time, Falling Edge	_	220	500	n5		

These parameters are characterized but not tested.

Note 1: Response time measured with one comparator input at VDD/2, while the other input transitions from Vss to VDD.

2: A mode change includes changing any of the control register values, including module enable.

TABLE 37-15: 5-BIT DAC SPECIFICATIONS

Standard Operating Conditions (unless otherwise stated) VDD = 3.0V, TA = 25°C								
Param. No.	Sym.	Characteristics	Min.	Тур	Max.	Units	Comments	
DSB01	VLSB	Step Size		(VDASREF+ -VDACREF-) /32	_	V		
DSB01	VACC	Absolute Accuracy	X		± 0.5	LSb		
DSB03*	RUNIT	Unit Resistor Value	/-/	5000	_	Ω		
DSB04*	TST	Settling Time ⁽¹⁾		> −	10	μS		

* These parameters are characterized but not tested?

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Settling time measured while DACR<4:0> trapsitions from '00000' to '01111'.

TABLE 37-16: FIXED VOLTAGE REFERENCE (FVR) SPECIFICATIONS

Standard Operating Conditions (unless otherwise stated)								
Param. No.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions	
FVR01	VFVR1	1x Gain (1,024V)	-4	_	+4	%	VDD \geq 2.5V, -40°C to 85°C	
FVR02 /	VEVR2/L	2x Gain (2.048V)	-4	_	+4	%	VDD $\geq 2.5 V$, -40°C to 85°C	
FVR03	VFVR4	4x Gain (4.096V)	-5	_	+5	%	VDD \ge 4.75V, -40°C to 85°C	
FVR04	TFVRST	FVR Start-up Time	_	25	_	us		

TABLE 37-17: ZERO CROSS DETECT (ZCD) SPECIFICATIONS

Standard Operating Conditions (unless otherwise stated) V = 30V T₄ = 25°C

VDL - 5.00, IX - 25 0								
Param, No.	Sym.	Characteristics	Min	Тур†	Max	Units	Comments	
ZC01	VPINZC	Voltage on Zero Cross Pin	-	0.75	-	V		
ZC02	IZCD_MAX	Maximum source or sink current	_	_	600	μA		
ZC03	TRESPH	Response Time, Rising Edge	_	1	_	μS		
	TRESPL	Response Time, Falling Edge	_	1	_	μS		

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.