

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

-XF

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	25
Program Memory Size	7KB (4K x 14)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 24x10b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-VQFN Exposed Pad
Supplier Device Package	28-QFN (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lf18854-i-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets			
Bank 5														
	CPU CORE REGISTERS; see Table 3-2 for specifics													
28Ch	T2TMR	Holding Register for the 8-bit TMR2 Register									0000 0000			
28Dh	T2PR	TMR2 Period R	legister							1111 1111	1111 1111			
28Eh	T2CON	ON		CKPS<2:0>			OUTPS	<3:0>		0000 0000	0000 0000			
28Fh	T2HLT	PSYNC	CKPOL	CKSYNC	_		MOI	DE		000- 0000	000- 0000			
290h	T2CLKCON	—	_	_	_	—		CS<2:0>		000	000			
291h	T2RST	—	_	_			RSEL<4:0>			0 0000	0 0000			
292h	T4TMR	Holding Registe	Holding Register for the 8-bit TMR4 Register								0000 0000			
293h	T4PR	TMR4 Period R	legister							1111 1111	1111 1111			
294h	T4CON	ON		CKPS<2:0>			OUTPS	<3:0>		0000 0000	0000 0000			
295h	T4HLT	PSYNC	CKPOL	CKSYNC	-		MODE	<3:0>		000- 0000	000- 0000			
296h	T4CLKCON	_		-	-	—		CS<2:0>		000	000			
297h	T4RST	—	_	_			RSEL<4:0>			0 0000	0 0000			
298h	T6TMR	Holding Registe	er for the 8-bit T	MR6 Register						0000 0000	0000 0000			
299h	T6PR	TMR6 Period R	legister							1111 1111	1111 1111			
29Ah	T6CON	ON		CKPS<2:0>			OUTPS	<3:0>		0000 0000	0000 0000			
29Bh	T6HLT	PSYNC	CKPOL	CKSYNC	—		MODE	<3:0>		000- 0000	000- 0000			
29Ch	T6CLKCON	—	_	_	—	_		CS<2:0>		000	000			
29Dh	T6RST	_	_	_			RSEL<4:0>			0 0000	0 0000			
29Eh	_				U	nimplemented				_	—			
29Fh	_		Unimplemented								-			

TABLE 3-11: SPECIAL FUNCTION REGISTER SUMMARY BANKS 0-31 (CONTINUED)

Legend: x = unknown, u = unchanged, q =depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations unimplemented, read as '0'.

Note 1: Register present on PIC16F18854 devices only.

2: Unimplemented, read as '1'.

3.5.1 TRADITIONAL DATA MEMORY

The traditional data memory is a region from FSR address 0x000 to FSR address 0xFFF. The addresses correspond to the absolute addresses of all SFR, GPR and common registers.





5.12 Power Control (PCON) Register

The Power Control (PCON) register contains flag bits to differentiate between a:

- Power-on Reset (POR)
- Brown-out Reset (BOR)
- Reset Instruction Reset (RI)
- MCLR Reset (RMCLR)
- Watchdog Timer Reset (RWDT)
- Watchdog Timer Window Violation Reset
 (WDTWV)
- Stack Underflow Reset (STKUNF)
- Stack Overflow Reset (STKOVF)

The PCON0 register bits are shown in Register 5-2.

Hardware will change the corresponding register bit during the Reset process; if the Reset was not caused by the condition, the bit remains unchanged (Table 5-4).

Software should reset the bit to the inactive state after the restart (hardware will not reset the bit).

Software may also set any PCON bit to the active state, so that user code may be tested, but no reset action will be generated.



4: For minimum width of INT pulse, refer to AC specifications in Section 37.0 "Electrical Specifications".

5: INTF is enabled to be set any time during the Q4-Q1 cycles.

U-0	U-0	R/W/HS-0/0	R-0	U-0	U-0	U-0	R/W/HS-0/0			
_	_	TMR0IF	IOCIF	_	_	_	INTF ⁽¹⁾			
bit 7							bit 0			
Legend:										
R = Read	able bit	W = Writable I	oit	U = Unimpler	mented bit, read	as '0'				
u = Bit is	unchanged	x = Bit is unkn	own	-n/n = Value a	at POR and BO	R/Value at all	other Resets			
'1' = Bit is	set	'0' = Bit is clea	ared	HS= Hardwa	re Set					
bit 7-6	Unimpleme	nted: Read as 'd)'							
bit 5	TMROIF: TN	IR0 Overflow Int	errupt Flag bi	it						
	1 = TMR0	register has over	flowed (must	t be cleared in	software)					
	0 = TMR0	register did not o	verflow							
bit 4	IOCIF: Inter	rupt-on-Change	Interrupt Flag	l bit (read-only)	(2)					
	1 = One or	more of the IOC	AF-IOCEF re	gister bits are o	currently set, ind	licating an ena	abled edge was			
	detecte	ed by the IOC mo)dule. SEE register l	hite are current	ly set					
hit 3-1		ntod: Read as '	v⊏i iegisteri v		iy set					
		inteu. Reau as (, (1)							
bit 0	INIF: INI E	xternal Interrupt	Flag bit							
	1 = The IN	T external interru	upt occurred	(must be cleare	ed in software)					
	0 = 1 ne IN	i external interru	ipt ala not oc	CUL						
Note 1:	The External Inte	rrupt GPIO pin is	selected by	INTPPS (Regi	ster 13-1).					
2:	The IOCIF bits ar	e the logical OR	of all the IOC	CAF-IOCEF flag	gs. Therefore, to	clear the IO	CIF flag,			
	application firmware should clear all of the lower level IOCAF-IOCEF register bits.									

REGISTER 7-11: PIR0: PERIPHERAL INTERRUPT STATUS REGISTER 0

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the Global Enable bit, GIE, of the INTCON register. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

10.0 NONVOLATILE MEMORY (NVM) CONTROL

NVM is separated into two types: Program Flash Memory (PFM) and Data EEPROM Memory.

NVM is accessible by using both the FSR and INDF registers, or through the NVMREG register interface.

The write time is controlled by an on-chip timer. The write/erase voltages are generated by an on-chip charge pump rated to operate over the operating voltage range of the device.

NVM can be protected in two ways; by either code protection or write protection.

Code protection (\overline{CP} and \overline{CPD} bits in Configuration Word 5) disables access, reading and writing, to both the PFM and EEPROM via external device programmers. Code protection does not affect the self-write and erase functionality. Code protection can only be Reset by a device programmer performing a Bulk Erase to the device, clearing all nonvolatile memory, Configuration bits, and User IDs.

Write protection prohibits self-write and erase to a portion or all of the PFM, as defined by the WRT<1:0> bits of Configuration Word 4. Write protection does not affect a device programmer's ability to read, write, or erase the device.

10.1 Program Flash Memory (PFM)

PFM consists of an array of 14-bit words as user memory, with additional words for User ID information, Configuration words, and interrupt vectors. PFM provides storage locations for:

- User program instructions
- User defined data

PFM data can be read and/or written to through:

- CPU instruction fetch (read-only)
- FSR/INDF indirect access (read-only) (Section 10.3 "FSR and INDF Access")
- NVMREG access (Section 10.4 "NVMREG Access"
- In-Circuit Serial Programming[™] (ICSP[™])

Read operations return a single word of memory. When write and erase operations are done on a row basis, the row size is defined in Table 10-1. PFM will erase to a logic '1' and program to a logic '0'.

TABLE 10-1: FLASH MEMORY ORGANIZATION BY DEVICE

Device	Row Erase (words)	Write Latches (words)	Total Program Flash (words)
PIC16(L)F18854	32	32	4096

It is important to understand the PFM memory structure for erase and programming operations. PFM is arranged in rows. A row consists of 32 14-bit program memory words. A row is the minimum size that can be erased by user software.

After a row has been erased, all or a portion of this row can be programmed. Data to be written into the program memory row is written to 14-bit wide data write latches. These latches are not directly accessible, but may be loaded via sequential writes to the NVMDATH:NVMDATL register pair.

Note:	To modify only a portion of a previously programmed row, then the contents of the
	entire row must be read and saved in
	RAM prior to the erase. Then, the new
	data and retained data can be written into
	the write latches to reprogram the row of
	PFM. However, any unprogrammed
	locations can be written without first
	erasing the row. In this case, it is not
	necessary to save and rewrite the other
	previously programmed locations

10.1.1 PROGRAM MEMORY VOLTAGES

The PFM is readable and writable during normal operation over the full VDD range.

10.1.1.1 Programming Externally

The program memory cell and control logic support write and Bulk Erase operations down to the minimum device operating voltage. Special BOR operation is enabled during Bulk Erase (Section 5.2.4 "BOR is always OFF").

10.1.1.2 Self-programming

The program memory cell and control logic will support write and row erase operations across the entire VDD range. Bulk Erase is not supported when selfprogramming.

10.4.9 WRERR BIT

The WRERR bit can be used to determine if a write error occurred.

WRERR will be set if one of the following conditions occurs:

- If WR is set while the NVMADRH:NMVADRL points to a write-protected address
- A Reset occurs while a self-write operation was in progress
- · An unlock sequence was interrupted

The WRERR bit is normally set by hardware, but can be set by the user for test purposes. Once set, WRERR must be cleared in software.

Free	LWLO	Actions for PFM when WR = 1	Comments
1	x	Erase the 32-word row of NVMADRH:NVMADRL location. See Section 10.4.3 "NVMREG Write to EEPROM"	 If WP is enabled, WR is cleared and WRERR is set All 32 words are erased NVMDATH:NVMDATL is ignored
0	1	Copy NVMDATH:NVMDATL to the write latch corresponding to NVMADR LSBs. See Section 10.4.4 "NVMREG Erase of PFM"	Write protection is ignoredNo memory access occurs
0	0	Write the write-latch data to PFM row. See Sec- tion 10.4.4 "NVMREG Erase of PFM"	 If WP is enabled, WR is cleared and WRERR is set Write latches are reset to 3FFh NVMDATH:NVMDATL is ignored

TABLE 10-4: ACTIONS FOR PFM WHEN WR = 1

REGISTER 12-10: CCDPA: CURRENT-CONTROLLED DRIVE POSITIVE PORTA REGISTER

| R/W-0/0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| CCDPA7 | CCDPA6 | CCDPA5 | CCDPA4 | CCDPA3 | CCDPA2 | CCDPA1 | CCDPA0 |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0

bit 7-0

- CCDPA<7:0>: RA<7:0> Current-Controlled Drive Positive Control bits
- 1 = Current-controlled source enabled⁽¹⁾
- 0 = Current-controlled source disabled

Note 1: If CCDPAy is set, when CCDEN = 0 (Register 12-1), operation of the pin is undefined.

REGISTER 12-11: CCDNA: CURRENT-CONTROLLED DRIVE NEGATIVE PORTA REGISTER

| R/W-0/0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| CCDNA7 | CCDNA6 | CCDNA5 | CCDNA4 | CCDNA3 | CCDNA2 | CCDNA1 | CCDNA0 |
| bit 7 | | | | | | | bit 0 |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

CCDNA<7:0>: RA<7:0> Current-Control Drive Negative Control bits

- 1 = Current-controlled source enabled⁽¹⁾
- 0 = Current-controlled source disabled

Note 1: If CCDNAy is set when CCDEN = 0 (Register 12-1), operation of the pin is undefined.

12.8.8 CURRENT-CONTROLLED DRIVE MODE CONTROL

The CCDPC and CCDNC registers (Register 12-30 and Register 12-31) control the Current-Controlled Drive mode for both the positive-going and negative-going drivers. When a CCDPC[y] or CCDNC[y] bit is set and the CCDEN bit of the CCDCON register is set, the Current-Controlled mode is enabled for the corresponding port pin. When the CCDPC[y] or CCDNC[y] bit is clear, the Current-Controlled mode for the corresponding port pin is disabled. If the CCDPC[y] or CCDNC[y] bit is set and the CCDEN bit is clear, operation of the port pin is undefined (see **Section 12.1.1** "**Current-Controlled Drive**" for current-controlled use precautions).

12.8.9 PORTC FUNCTIONS AND OUTPUT PRIORITIES

Each pin defaults to the PORT latch data after Reset. Other output functions are selected with the peripheral pin select logic. See **Section 13.0 "Peripheral Pin Select (PPS) Module"** for more information.

Analog input functions, such as ADC and comparator inputs, are not shown in the peripheral pin select lists. Digital output functions may continue to control the pin when it is in Analog mode.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	200
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	200
LATC	LATC7	LATC6	LATC5	LATC4	LATC3	LATC2	LATC1	LATC0	200
ANSELC	ANSC7	ANSC6	ANSC5	ANSC4	ANSC3	ANSC2	ANSC1	ANSC0	201
WPUC	WPUC7	WPUC6	WPUC5	WPUC4	WPUC3	WPUC2	WPUC1	WPUC0	201
ODCONC	ODCC7	ODCC6	ODCC5	ODCC4	ODCC3	ODCC2	ODCC1	ODCC0	202
SLRCONC	SLRC7	SLRC6	SLRC5	SLRC4	SLRC3	SLRC2	SLRC1	SLRC0	202
INLVLC	INLVLC7	INLVLC6	INLVLC5	INLVLC4	INLVLC3	INLVLC2	INLVLC1	INLVLC0	202
CCDPC	CCDPC7	CCDPC6	CCDPC5	CCDPC4	CCDPC3	CCDPC2	CCDPC1	CCDPC0	203
CCDNC	CCDNC7	CCDNC6	CCDNC5	CCDNC4	CCDNC3	CCDNC2	CCDNC1	CCDNC0	203
CCDCON	CCDEN	—	—	—	—	—	CCDS	6<1:0>	181

TABLE 12-4: SUMMARY OF REGISTERS ASSOCIATED WITH PORTC

Legend: – = unimplemented locations read as '0'. Shaded cells are not used by PORTC.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page		
ADCON0	ADON	ADCONT	_	ADCS	—	ADFRM0		ADGO	322		
ADCON1	ADPPOL	ADIPEN	ADGPOL	—	—	—		ADDSEN	323		
ADCON2	ADPSIS		ADCRS<2:0> ADACLR ADMD<2:0>								
ADCON3	—	A	DCALC<2:0	>	ADSOI		ADTMD<2:0>	>	325		
ADACT	—	—	—			ADACT<4:0>			324		
ADACCH	ADACCH										
ADACCL	ADACCL										
ADPREVH				ADP	REVH				333		
ADPREVL				ADPI	REVL				334		
ADRESH				ADR	ESH				332		
ADRESL				ADF	RESL				332		
ADSTAT	ADAOV	ADUTHR	ADLTHR	ADMATH	—	Å	ADSTAT<2:0	>	326		
ADCLK	—	—			ADCC	S<5:0>			327		
ADREF	—	—	-	ADNREF	—	—	ADPRE	F<1:0>	327		
ADCAP	—	—				ADCAP<4:0>	•		330		
ADPRE	ADPRE<7:0>										
ADACQ	ADACQ<7:0>										
ADPCH	— — ADPCH<5:0>										
ADCNT	ADCNT<7:0>										
ADRPT				ADRP	T<7:0>				330		
ADLTHL				ADLTH	-<7:0>				336		
ADLTHH				ADLTH	l<15:8>				336		
ADUTHL				ADUTI	H<7:0>				337		
ADUTHH				ADUTH	l<15:8>				337		
ADSTPTL				ADSTF	PT<7:0>				335		
ADSTPTH				ADSTP	T<15:8>				335		
ADFLTRL				ADFLT	R<7:0>				331		
ADFLTRH				ADFLTF	R<15:8>				331		
ADERRL				ADER	R<7:0>				336		
ADERRH				ADERF	R<15:8>			1	335		
ANSELA	ANSA7	ANSA6	ANSA5	ANSA4	ANSA3	ANSA2	ANSA1	ANSA0	185		
ANSELB	ANSB7	ANSB6	ANSB5	ANSB4	ANSB3	ANSB2	ANSB1	ANSB0	193		
ANSELC	ANSC7	ANSC6	ANSC5	ANSC4	ANSC3	ANSC2	ANSC1	ANSC0	201		
DAC1CON1	—	—	—			DAC1R<4:0>			354		
FVRCON	FVREN	FVRRDY	TSEN	TSRNG	CDAFV	/K<1:0>	ADFVI	K<1:0>	234		
	GIE	PEIE	_	_	_	_		INTEDG	114		
PIE1	OSFIE	CSWIE	_	—	—	—	ADTIE	ADIE	116		
PIR1	USHIF	CSWIF	-	-	-	-	ADTIF	ADIF	125		
USCSTAT	EXTOR	HFOR	MFOR	LFOR	SOR	ADOR	_	PLLR	104		

TABLE 23-6: SUMMARY OF REGISTERS ASSOCIATED WITH ADC

Legend: -= unimplemented read as '0'. Shaded cells are not used for the ADC module.

Note 1: only.

U-0	U-0	U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u			
_	—	—	—		MDCLS<	<3:0> ⁽¹⁾				
bit 7		•					bit 0			
Legend:										
R = Readable bit		W = Writable bit		U = Unimplemented bit, read as '0'						
u = Bit is unchanged		x = Bit is unkr	nown	-n/n = Value at POR and BOR/Value at all other						
'1' = Bit is set		'0' = Bit is clea	ared							
bit 7-4	Unimplemen	ted: Read as '	0'							
bit 3-0	MDCLS<3:0> Modulator Data High Carrier Selection bits ⁽¹⁾									
	1111 = LC4	out	C C							
	1110 = LC3 out									
	1101 = LC2 out									
	1100 = LC1 out									
	1011 = NCO output									
1010 = PWM7_out										
1001 = PWM6_out										
	1000 = CCP5 output (PWM Output mode only)									
	0111 = CCP4 output (PWM Output mode only)									
	0110 = CCP3 output (PWM Output mode only)									
	0101 = CCP2 output (PWM Output mode only)									
	0100 = CCP	1 output (PWN	1 Output mode	e only)						
	0011 = Refe	rence clock mo	odule signal (0	CLKR)						
	0010 = HFIN	ITOSC								
	0001 = Fost	0								
	0000 = Pin s	elected by MD	CARLPPS							

REGISTER 26-5: MDCARL: MODULATION LOW CARRIER CONTROL REGISTER

Note 1: Narrowed carrier pulse widths or spurs may occur in the signal stream if the carrier is not synchronized.

FIGURE 28-2: TIMER1 INCREMENTING EDGE



Note 1: Arrows indicate counter increments.

2: In Counter mode, a falling edge must be registered by the counter prior to the first incrementing rising edge of the clock.

FIGURE 28-3: TIMER1 GATE ENABLE MODE



31.2.4 SPI SLAVE MODE

In Slave mode, the data is transmitted and received as external clock pulses appear on SCK. When the last bit is latched, the SSPxIF interrupt flag bit is set.

Before enabling the module in SPI Slave mode, the clock line must match the proper Idle state. The clock line can be observed by reading the SCK pin. The Idle state is determined by the CKP bit of the SSPxCON1 register.

While in Slave mode, the external clock is supplied by the external clock source on the SCK pin. This external clock must meet the minimum high and low times as specified in the electrical specifications.

While in Sleep mode, the slave can transmit/receive data. The shift register is clocked from the SCK pin input and when a byte is received, the device will generate an interrupt. If enabled, the device will wake-up from Sleep.

31.2.4.1 Daisy-Chain Configuration

The SPI bus can sometimes be connected in a daisy-chain configuration. The first slave output is connected to the second slave input, the second slave output is connected to the third slave input, and so on. The final slave output is connected to the master input. Each slave sends out, during a second group of clock pulses, an exact copy of what was received during the first group of clock pulses. The whole chain acts as one large communication shift register. The daisy-chain feature only requires a single Slave Select line from the master device.

Figure 31-7 shows the block diagram of a typical daisy-chain connection when operating in SPI mode.

In a daisy-chain configuration, only the most recent byte on the bus is required by the slave. Setting the BOEN bit of the SSPxCON3 register will enable writes to the SSPxBUF register, even if the previous byte has not been read. This allows the software to ignore data that may not apply to it.

31.2.5 SLAVE SELECT SYNCHRONIZATION

The Slave Select can also be used to synchronize communication. The Slave Select line is held high until the master device is ready to communicate. When the Slave Select line is pulled low, the slave knows that a new transmission is starting.

If the slave fails to receive the communication properly, it will be reset at the end of the transmission, when the Slave Select line returns to a high state. The slave is then ready to receive a new transmission when the Slave Select line is pulled low again. If the Slave Select line is not used, there is a risk that the slave will eventually become out of sync with the master. If the slave misses a bit, it will always be one bit off in future transmissions. Use of the Slave Select line allows the slave and master to align themselves at the beginning of each transmission.

The \overline{SS} pin allows a Synchronous Slave mode. The SPI must be in Slave mode with \overline{SS} pin control enabled (SSPxCON1<3:0> = 0100).

When the \overline{SS} pin is low, transmission and reception are enabled and the SDO pin is driven.

When the \overline{SS} pin goes high, the SDO pin is no longer driven, even if in the middle of a transmitted byte and becomes a floating output. External pull-up/pull-down resistors may be desirable depending on the application.

Note 1:	When the SPI is in Slave mode with \overline{SS} pin control enabled (SSPxCON1<3:0> = 0100), the SPI module will reset if the \overline{SS} pin is set to VDD.				
2:	When the SPI is used in Slave mo <u>de</u> with CKE set; the user must enable SS pin control.				
3:	While operated in SPI Slave mode the SMP bit of the SSPxSTAT register must remain clear.				

When the SPI module resets, the bit counter is forced to '0'. This can be done by either forcing the \overline{SS} pin to a high level or clearing the SSPEN bit.

31.5.4 SLAVE MODE 10-BIT ADDRESS RECEPTION

This section describes a standard sequence of events for the MSSP module configured as an I^2C slave in 10-bit Addressing mode.

Figure 31-20 is used as a visual reference for this description.

This is a step by step process of what must be done by slave software to accomplish I^2C communication.

- 1. Bus starts Idle.
- Master sends Start condition; S bit of SSPxSTAT is set; SSPxIF is set if interrupt on Start detect is enabled.
- Master sends matching high address with R/W bit clear; UA bit of the SSPxSTAT register is set.
- 4. Slave sends ACK and SSPxIF is set.
- 5. Software clears the SSPxIF bit.
- 6. Software reads received address from SSPxBUF clearing the BF flag.
- 7. Slave loads low address into SSPxADD, releasing SCL.
- 8. Master sends matching low address byte to the slave; UA bit is set.

Note: Updates to the SSPxADD register are not allowed until after the ACK sequence.

- 9. Slave sends ACK and SSPxIF is set.
- **Note:** If the low address does not match, SSPxIF and UA are still set so that the slave software can set SSPxADD back to the high address. BF is not set because there is no match. CKP is unaffected.
- 10. Slave clears SSPxIF.
- 11. Slave reads the received matching address from SSPxBUF clearing BF.
- 12. Slave loads high address into SSPxADD.
- 13. Master clocks a data byte to the slave and clocks out the slaves ACK on the ninth SCL pulse; SSPxIF is set.
- 14. If SEN bit of SSPxCON2 is set, CKP is cleared by hardware and the clock is stretched.
- 15. Slave clears SSPxIF.
- 16. Slave reads the received byte from SSPxBUF clearing BF.
- 17. If SEN is set the slave sets CKP to release the SCL.
- 18. Steps 13-17 repeat for each received byte.
- 19. Master sends Stop to end the transmission.

31.5.5 10-BIT ADDRESSING WITH ADDRESS OR DATA HOLD

Reception using 10-bit addressing with AHEN or DHEN set is the same as with 7-bit modes. The only difference is the need to update the SSPxADD register using the UA bit. All functionality, specifically when the CKP bit is cleared and SCL line is held low are the same. Figure 31-21 can be used as a reference of a slave in 10-bit addressing with AHEN set.

Figure 31-22 shows a standard waveform for a slave transmitter in 10-bit Addressing mode.

31.6.10 SLEEP OPERATION

While in Sleep mode, the I²C slave module can receive addresses or data and when an address match or complete byte transfer occurs, wake the processor from Sleep (if the MSSP interrupt is enabled).

31.6.11 EFFECTS OF A RESET

A Reset disables the MSSP module and terminates the current transfer.

31.6.12 MULTI-MASTER MODE

In Multi-Master mode, the interrupt generation on the detection of the Start and Stop conditions allows the determination of when the bus is free. The Stop (P) and Start (S) bits are cleared from a Reset or when the MSSP module is disabled. Control of the I²C bus may be taken when the P bit of the SSPxSTAT register is set, or the bus is Idle, with both the S and P bits clear. When the bus is busy, enabling the SSP interrupt will generate the interrupt when the Stop condition occurs.

In multi-master operation, the SDA line must be monitored for arbitration to see if the signal level is the expected output level. This check is performed by hardware with the result placed in the BCL1IF bit.

The states where arbitration can be lost are:

- · Address Transfer
- Data Transfer
- · A Start Condition
- A Repeated Start Condition
- An Acknowledge Condition

31.6.13 MULTI -MASTER COMMUNICATION, BUS COLLISION AND BUS ARBITRATION

Multi-Master mode support is achieved by bus arbitration. When the master outputs address/data bits onto the SDA pin, arbitration takes place when the master outputs a '1' on SDA, by letting SDA float high and another master asserts a '0'. When the SCL pin floats high, data should be stable. If the expected data on SDA is a '1' and the data sampled on the SDA pin is '0', then a bus collision has taken place. The master will set the Bus Collision Interrupt Flag, BCL1IF and reset the I²C port to its Idle state (Figure 31-32).

If a transmit was in progress when the bus collision occurred, the transmission is halted, the BF flag is cleared, the SDA and SCL lines are deasserted and the SSPxBUF can be written to. When the user services the bus collision Interrupt Service Routine and if the I²C bus is free, the user can resume communication by asserting a Start condition.

If a Start, Repeated Start, Stop or Acknowledge condition was in progress when the bus collision occurred, the condition is aborted, the SDA and SCL lines are deasserted and the respective control bits in the SSPxCON2 register are cleared. When the user services the bus collision Interrupt Service Routine and if the I²C bus is free, the user can resume communication by asserting a Start condition.

The master will continue to monitor the SDA and SCL pins. If a Stop condition occurs, the SSPxIF bit will be set.

A write to the SSPxBUF will start the transmission of data at the first data bit, regardless of where the transmitter left off when the bus collision occurred.

In Multi-Master mode, the interrupt generation on the detection of Start and Stop conditions allows the determination of when the bus is free. Control of the I^2C bus can be taken when the P bit is set in the SSPxSTAT register, or the bus is Idle and the S and P bits are cleared.

FIGURE 31-32: BUS COLLISION TIMING FOR TRANSMIT AND ACKNOWLEDGE





DS40001826A-page 494

Preliminary

PIC16(L)F18854



FIGURE 37-13: CAPTURE/COMPARE/PWM TIMINGS (CCP)



TABLE 37-19: CAPTURE/COMPARE/PWM REQUIREMENTS (CCP)

Standar Operatir	Standard Operating Conditions (unless otherwise stated)Operating Temperature $-40^{\circ}C \le TA \le +125^{\circ}C$							
Param. No.	Sym.	Characteristic		Min.	Турт	Max	Units	Conditions
CC01*	TccL	CCPx Input Low Time	No Prescaler	0.5Tcy + 20	$\left(\mathbf{F} \right)$	<u> </u>	\ ns	
			With Prescaler	20/	1	\checkmark	'ns	
CC02*	TccH	CCPx Input High Time	No Prescaler	0.5Tcy + 20	1	/	ns	
			With Prescaler	<u>/20</u>	\checkmark	_	ns	
CC03*	TccP	CCPx Input Period		<u>31cy + 40</u> N		> -	ns	N = prescale value

These parameters are characterized but not tested Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not t tested.

28-Lead Plastic Shrink Small Outline (SS) - 5.30 mm Body [SSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS				
Dimension	MIN	NOM	MAX		
Contact Pitch		0.65 BSC			
Contact Pad Spacing	С		7.20		
Contact Pad Width (X28)	X1			0.45	
Contact Pad Length (X28)	Y1			1.75	
Distance Between Pads	G	0.20			

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2073A