

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Details	
Product Status	Active
Core Processor	ARM® Cortex®-M3
Core Size	32-Bit Single-Core
Speed	40MHz
Connectivity	CSIO, EBI/EMI, I ² C, SPI, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	83
Program Memory Size	544KB (544K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	64K x 8
Voltage - Supply (Vcc/Vdd)	1.65V ~ 3.6V
Data Converters	A/D 24x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/rochester-electronics/mb9af156nbpmc-g-jne2

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



4. List of Pin Function

4.1 List of Pin Numbers

The number after the underscore ("_") in pin names such as XXX_1 and XXX_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin.

		Pin No				I/O	Pin State							
LQFP-120	LQFP-100	BGA-112	LQFP-80	BGA-96	Pin Name	Circuit Type	Туре							
1	1	B1	1	B1	VCC		-							
					P50									
					SIN3_1	-								
0			0	04	AIN0_2		K							
2	2	C1	2 C1 E TIOB8_0		К									
					INT00_0									
					MADATA00_0									
					P51									
												SOT3_1 (SDA3_1)		
3	3	C2	3	C2	BIN0_2	E	к							
					TIOB9_0	-								
					INT01_0									
					MADATA01_0	-								
					P52									
					SCK3_1									
					(SCL3_1)	_								
4	4	B3	4	B3	ZIN0_2	E	к							
					TIOB10_0	_								
					INT02_0	_								
					MADATA02_0									
					P53									
					SIN6_0									
					TIOB11_0									
5	5	D1	5	D1	TIOA1_2	E	к							
					INT07_2									
					MADATA03_0									



		Pin No			Pin Name	I/O Circuit	Pin State
LQFP-120	LQFP-100	BGA-112	LQFP-80	BGA-96		Туре	Туре
					P33		
					ADTG_6	-	
					SIN6_1	-	
-	12	E4	12	G2	TIOB3_1	E	к
					INT04_0	-	
					MADATA10_0	-	
			_	_	SIN9_0	-	
					P34		
					SOT9_0		
					(SDA9_0)		
18	_	_	_	_	FRCK0_0	E	J
10					TIOB4_1	E	Ū
					TIOA15_2		
					MNALE_0	-	
					P34		
					SOT9_0	E	
	13	F1	-	-	(SDA9_0)		
_					FRCK0_0		J
					TIOB4_1		
					TIOA15_2		
					MADATA11_0		
					P35		
					SCK9_0		
					(SCL9_0)		
10					IC03_0	_	
19	-	-	-	-	TIOB5_1	E	К
					TIOB15_2		
					INT08_1		
					MNCLE_0		
					P35		
					SCK9_0		
					(SCL9_0)		
					IC03_0	-	
-	14	F2	-	-	TIOB5_1	E	К
					TIOB15_2	1	
					INT08_1	1	
					MADATA12_0	-	



		Pin No			Din Nomo	I/O Circuit	Pin State									
LQFP-120	LQFP-100	BGA-112	LQFP-80	BGA-96	Pin Name	Туре	Туре									
					P65											
					SCK5_1											
					(SCL5_1)	_										
111	-	-	-	-	TIOB7_0	E	К									
					TIOB12_2											
					INT23_0											
					P64											
					SOT5_1											
112	-	-	-	-	(SDA5_1)	E	к									
					TIOA7_0											
					INT10_2											
					P63											
		D o		DE	TIOB15_1											
113	93	D6	73	B5	INT03_0	E	к									
					MWEX_0											
	-	-	-	-	SIN5_1											
					P62	_										
					ADTG_3	-										
	0.4	05	74	05	SCK5_0 (SCL5_0)	-										
114	94	C5	74	C5	TIOA15_1	E	к									
					INT07_1											
					MOEX_0											
					P61											
					SOT5_0											
115	95	B4	75	B4	(SDA5_0)	E	J									
					TIOB2_2											
					P60											
					SIN5_0											
					IGTRG_1											
					TIOA2_2	-										
116	96	C4	76	C4	C4 INT15_1	H ^[1]	Q									
					WKUP3	•										
					CEC1_0	-										
					MRDY_0											



					Pin No		
Pin Function	Pin Name	Function Description	LQFP-120	LQFP-100	BGA-112	LQFP-80	BGA-96
	MADATA13_0		15	15	F3	-	-
	MADATA14_0		16	16	G1	-	-
	MADATA15_0		17	17	G2	-	-
External Bus	MALE_0	Latch enable signal for multiplex	104	89	B6	69	B7
	MRDY_0	External RDY input signal	116	96	C4	76	C4
	MCLKOUT_0	External bus clock output pin	99	84	A7	66	A8
	INT00_0	F	2	2	C1	2	C1
	INT00_1	External interrupt request	97	82	C8	-	-
	INT00_2	00 input pin	102	87	D7	67	C8
	INT01_0	-	3	3	C2	3	C2
	INT01_1	External interrupt request	98	83	D9	-	-
	INT01_2	01 input pin	85	-	-	-	-
	INT02_0		4	4	B3	4	B3
	INT02_1	External interrupt request	63	53	J10	43	J10
	INT02_2	02 input pin	82	-	-	-	-
	INT03_0		113	93	D6	73	B5
	 INT03_1	External interrupt request	66	56	H9	46	H9
	INT03_2	03 input pin	14	9	E1	9	E2
	INT04_0		17	12	E4	12	G2
	INT04_1	External interrupt request	69	59	G9	49	F10
	INT04_2	04 input pin	15	10	E2	10	E3
	INT05_0		89	74	C10	60	C10
	INT05_1	External interrupt request	75	65	F9	55	E10
Esternal.	INT05_2	05 input pin	16	11	E3	11	G1
External	INT06_0		23	18	F4	13	G3
Interrupt	INT06_1	External interrupt request	88	73	C11	59	C11
	INT06_2	06 input pin	50	45	K8	35	K8
	INT07_0		24	19	G3	14	H1
	INT07_1	External interrupt request	114	94	C5	74	C5
	INT07_2	07 input pin	5	5	D1	5	D1
	INT08_0		34	29	K5	-	-
	INT08_1	External interrupt request	19	14	F2	-	-
	INT08_2	08 input pin	8	8	D5	8	E1
	INT09_0		35	30	J5	-	-
		External interrupt request				_	-
	INT09_1	09 input pin	20	15	F3	-	-
	INT09_2		11	-	-	-	-
	INT10_0	External interrupt request	36	31	H5	21	L5
	INT10_1	10 input pin	21	16	G1	-	-
	INT10_2	. ,	112	-	-	-	-
	INT11_0	External interrupt request	37	32	L6	22	K5
	INT11_1	11 input pin	22	17	G2	-	-
	INT11_2		110	-	-	-	-



					Pin No		
Pin Function	Pin Name	Function Description	LQFP-120	LQFP-100	BGA-112	LQFP-80	BGA-96
	SIN10_0	Multi-function serial interface ch.10 input pin	23	18	F4	13	G3
Multi- function Serial 10	SOT10_0 (SDA10_0)	Multi-function serial interface ch.10 output pin. This pin operates as SOT10 when it is used in a UART/CSIO (operation modes 0 to 2) and as SDA10 when it is used in an I ² C (operation mode 4).	24	19	G3	14	H1
	Multi-function serial interface ch.10 clock I/O pin. This pin operates as SCK10_0 (SCL10_0) a UART/CSIO (operation modes 0 to 2) and as SCL10 when it is used in an I ² C (operation mode 4).		25	20	H1	15	H2
	SIN11_0	Multi-function serial interface ch.11 input pin	26	21	H2	16	H3
Multi- function	SOT11_0 (SDA11_0)	Multi-function serial interface ch.11 output pin. This pin operates as SOT11 when it is used in a UART/CSIO (operation modes 0 to 2) and as SDA11 when it is used in an I ² C (operation mode 4).	27	22	G4	17	J1
Serial 11	SCK11_0 (SCL11_0)	Multi-function serial interface ch.11 clock I/O pin. This pin operates as SCK11 when it is used in a UART/CSIO (operation modes 0 to 2) and as SCL11 when it is used in an I ² C (operation mode 4).	28	23	H3	18	J2





Die Ermetien	Dia Nama	Function Description			Pin No		
Pin Function	Pin Name	Function Description	LQFP-120	LQFP-100	BGA-112	LQFP-80	BGA-96
	SIN12_0	Multi-function serial interface ch.12 input pin	32	27	J4	-	-
Multi- function Serial 12	SOT12_0 (SDA12_0)	Multi-function serial interface ch.12 output pin. This pin operates as SOT12 when it is used in a UART/CSIO (operation modes 0 to 2) and as SDA12 when it is used in an I ² C (operation mode 4).	33	28	L5	-	-
	SCK12_0 (SCL12_0)	Multi-function serial interface ch.12 clock I/O pin. This pin operates as SCK12 when it is used in a UART/CSIO (operation modes 0 to 2) and as SCL12 when it is used in an I ² C (operation mode 4).	34	29	K5	-	-
	SIN13_0	Multi-function serial interface ch.13 input pin	35	30	J5	-	-
Multi- function Serial 13	SOT13_0 (SDA13_0)	Multi-function serial interface ch.13 output pin. This pin operates as SOT13 when it is used in a UART/CSIO (operation modes 0 to 2) and as SDA13 when it is used in an I ² C (operation mode 4).	36	31	H5	-	-
Serial 13	SCK13_0 (SCL13_0)	Multi-function serial interface ch.13 clock I/O pin. This pin operates as SCK13 when it is used in a UART/CSIO (operation modes 0 to 2) and as SCL13 when it is used in an I ² C (operation mode 4).	37	32	L6	-	-




Pin Function	Pin Name	Function Description			Pin No		
	T III Name	runction Description	LQFP-120	LQFP-100	BGA-112	LQFP-80	BGA-96
	RTO00_0 (PPG00_0)	Waveform generator output pin of multi-function timer 0.	24	19	G3	14	H1
	RTO00_1 (PPG00_1)	This pin operates as PPG00 when it is used in PPG0 output mode.	86	71	D10	57	D10
	RTO01_0 (PPG00_0)	Waveform generator output pin of multi-function timer 0.	25	20	H1	15	H2
	RTO01_1 (PPG00_1)	This pin operates as PPG00 when it is used in PPG0 output mode.	85	-	-	-	-
	RTO02_0 (PPG02_0)	Waveform generator output pin of multi-function timer 0.	26	21	H2	16	H3
	RTO02_1 (PPG02_1)	This pin operates as PPG02 when it is used in PPG0 output mode.	84	-	-	-	-
Multi- function Timer 0	RTO03_0 (PPG02_0)	Waveform generator output pin of multi-function timer 0.	27	22	G4	17	J1
	RTO03_1 (PPG02_1)	This pin operates as PPG02 when it is used in PPG0 output mode.	83	-	-	-	-
	RTO04_0 (PPG04_0)	Waveform generator output pin of multi-function timer 0.	28	23	НЗ	18	J2
	RTO04_1 (PPG04_1)	This pin operates as PPG04 when it is used in PPG0 output mode.	82	-	-	-	-
	RTO05_0 (PPG04_0)	Waveform generator output pin of multi-function timer 0.	29	24	J2	19	J4
	RTO05_1 (PPG04_1)	This pin operates as PPG04 when it is used in PPG0 output mode.	81	-	-	-	-
	IGTRG_0	PPG IGMT mode external	46	41	L7	31	J6
	IGTRG_1	trigger input pin	116	96	C4	76	C4



Pin Function	Pin	Function Description	Pin No						
	Name	Function Description	LQFP-120	LQFP-100	BGA-112	LQFP-80	BGA-96		
Quadrature	AIN0_0		14	9	E1	9	E2		
Position/	AIN0_1	QPRC ch.0 AIN input pin	45	40	J6	30	K6		
Revolution	AIN0_2		2	2	C1	2	C1		
Counter 0	BIN0_0		15	10	E2	10	E3		
	BIN0_1	QPRC ch.0 BIN input pin	46	41	L7	31	J6		
	BIN0_2		3	3	C2	3	C2		
	ZIN0_0		16	11	E3	11	G1		
	ZIN0_1	QPRC ch.0 ZIN input pin	47	42	K7	32	L7		
	ZIN0_2		4	4	B3	4	B3		
Quadrature	AIN1_1	QPRC ch.1 AIN input pin	89	74	C10	60	C10		
Position/	AIN1_2		48	43	H6	33	K7		
Revolution	BIN1_1	QPRC ch.1 BIN input pin	88	73	C11	59	C11		
Counter 1	BIN1_2		49	44	J7	34	J7		
	ZIN1_1	QPRC ch.1 ZIN input pin	87	72	E8	58	D9		
	ZIN1_2		50	45	K8	35	K8		
Real-time clock	RTCCO_0	0.5 seconds pulse output	107	92	B5	72	A6		
	RTCCO_1	pin of Real-time clock	65	55	H10	45	H10		
	RTCCO_2	pin of Real-time clock	24	19	G3	14	H1		
	SUBOUT_ 0		107	92	B5	72	A6		
	SUBOUT_ 1	Sub clock output pin	65	55	H10	45	H10		
	SUBOUT_ 2		24	19	G3	14	H1		
Low-Power Consumption	WKUP0	Deep standby mode return signal input pin 0	107	92	B5	72	A6		
Mode	WKUP1	Deep standby mode return signal input pin 1	63	53	J10	43	J10		
	WKUP2	Deep standby mode return signal input pin 2	88	73	C11	59	C11		
	WKUP3	Deep standby mode return signal input pin 3	116	96	C4	76	C4		
	WKUP4	Deep standby mode return signal input pin 4	14	9	E1	9	E2		
	WKUP5	Deep standby mode return signal input pin 5	102	87	D7	67	C8		
HDMI- CEC/ Remote	CEC0_0	HDMI-CEC/Remote Control Reception ch.0	48	43	H6	33	K7		
Control	CEC0_1	input/output pin	103	88	A6	68	C7		
Reception	CEC1_0	HDMI-CEC/Remote Control Reception ch.1	116	96	C4	76	C4		
	CEC1_1	input/output pin	8	8	D5	8	E1		



5. I/O Circuit Type





■ Lead-Free Packaging *CAUTION:*

When ball grid array (BGA) packages with Sn-Ag-Cu balls are mounted using Sn-Pb eutectic soldering, junction strength may be reduced under some conditions of use.

Storage of Semiconductor Devices

Because plastic chip packages are formed from plastic resins, exposure to natural environmental conditions will cause absorption of moisture. During mounting, the application of heat to a package that has absorbed moisture can cause surfaces to peel,

reducing moisture resistance and causing packages to crack. To prevent, do the following:

- 1. Avoid exposure to rapid temperature changes, which cause moisture to condense inside the product. Store products in locations where temperature changes are slight.
- Use dry boxes for product storage. Products should be stored below 70% relative humidity, and at temperatures between 5°C and 30°C. When you open Dry Package that recommends humidity 40% to 70% relative humidity.
- 3. When necessary, Cypress packages semiconductor devices in highly moisture-resistant aluminum laminate bags, with a silica gel desiccant. Devices should be sealed in their aluminum laminate bags for storage.
- 4. Avoid storing packages where they are exposed to corrosive gases or high levels of dust.

Baking

Packages that have absorbed moisture may be de-moisturized by baking (heat drying). Follow the Cypress recommended conditions for baking.

Condition: 125°C/24 h

■ Static Electricity

Because semiconductor devices are particularly susceptible to damage by static electricity, you must take the following precautions:

- 1. Maintain relative humidity in the working environment between 40% and 70%. Use of an apparatus for ion generation may be needed to remove electricity.
- 2. Electrically ground all conveyors, solder vessels, soldering irons and peripheral equipment.
- Eliminate static body electricity by the use of rings or bracelets connected to ground through high resistance (on the level of 1 MΩ). Wearing of conductive clothing and shoes, use of conductive floor mats and other measures to minimize shock loads is recommended.
- 4. Ground all fixtures and instruments, or protect with anti-static measures.
- 5. Avoid the use of styrofoam or other highly static-prone materials for storage of completed board assemblies.



6.3 Precautions for Use Environment

Reliability of semiconductor devices depends on ambient temperature and other conditions as described above.

For reliable performance, do the following:

1. Humidity

Prolonged use in high humidity can lead to leakage in devices as well as printed circuit boards. If high humidity levels are anticipated, consider anti-humidity processing.

2. Discharge of Static Electricity

When high-voltage charges exist close to semiconductor devices, discharges can cause abnormal operation. In such cases, use anti-static measures or processing to prevent discharges.

3. Corrosive Gases, Dust, or Oil

Exposure to corrosive gases or contact with dust or oil may lead to chemical reactions that will adversely affect the device. If you use devices in such conditions, consider ways to prevent such exposure or to protect the devices.

4. Radiation, Including Cosmic Radiation

Most devices are not designed for environments involving exposure to radiation or cosmic radiation. Users should provide shielding as appropriate.

5. Smoke, Flame

CAUTION:


Plastic molded devices are flammable, and therefore should not be used near combustible substances. If devices begin to smoke or burn, there is danger of the release of toxic gases.

Customers considering the use of Cypress products in other special environmental conditions should consult with sales representatives.



7.5 Using an external clock

When using an external clock as an input of the main clock, set X0/X1 to the external clock input, and input the clock to X0. X1(PE3) can be used as a general-purpose I/O port. Similarly, when using an external clock as an input of the sub clock, set X0A/X1A to the external clock input, and input the clock to X0A. X1A (P47) can be used as a general-purpose I/O port.




7.6 Handling when using Multi-function serial pin as I²C pin

If it is using the multi-function serial pin as I²C pins, P-ch transistor of digital output is always disabled. However, I²C pins need to keep the electrical characteristic like other pins and not to connect to the external I²C bus system with power OFF.

7.7 C pin

This series contains the regulator. Be sure to connect a smoothing capacitor (Cs) for the regulator between the C pin and the GND pin. Please use a ceramic capacitor or a capacitor of equivalent frequency characteristics as a smoothing capacitor. However, some laminated ceramic capacitors have the characteristics of capacitance variation due to thermal fluctuation (F characteristics and Y5V characteristics). Please select the capacitor that meets the specifications in the operating conditions to use by evaluating the temperature characteristics of a capacitor. A smoothing capacitor of about 4.7 μ F would be recommended for this series.



7.8 Mode pins (MD0)

Connect the MD pin (MD0) directly to VCC or VSS pins. Design the printed circuit board such that the pull-up/down resistor stays low, as well as the distance between the mode pins and VCC pins or VSS pins is as short as possible and the connection impedance is low, when the pins are pulled-up/down such as for switching the pin level and rewriting the Flash memory data. It is because of preventing the device erroneously switching to test mode due to noise.

MB9A150RB Series



Pin status type	Function	Power- on reset or low- voltage detectio n state	INITX input state	Device internal reset state	Run mode or Sleep mode state	Timer mode, RTC mode, or Stop mode state		or Deep st	Deep standby Rtc mode or Deep standby Stop mode state	
Pin sta	group	Power supply unstable	Power sup	oply stable	Power Power supply stable		Power supply stable		Power supply stable	
		-	INITX = 0	INITX = 1	INITX = 1	ΙΝΙΤΧ	INITX = 1 INITX = 1 INITX		INITX = 1	
		-	-	-	-	SPL = 0	SPL = 1	SPL = 0	SPL = 1	-
	External interrupt enabled selected Resource other than above	Setting	5 5	ů,	Maintain previous		Maintain previous	WKUP input enabled	Hi-Z / WKUP input enabled	
S		disabled				Maintain previous	state	GPIO	Hi-Z /	GPIO selected
		Hi-Z	Hi-Z / Input enabled	Input Input		state	Hi-Z / Internal input fixed	selected Internal input fixed at 0	Internal input fixed at 0	
	GPIO selected			enabled			at 0			

[1]. Oscillation is stopped at Sub Timer mode, Low-speed CR Timer mode, RTC mode, Stop mode, Deep Standby RTC mode, and Deep Standby Stop mode.

[2]. Oscillation is stopped at Stop mode and Deep Standby Stop mode.



12.3.2 Pin Characteristics

(V_{CC} = AV_{CC} = 1.65V to 3.6V, V_{SS} = AV_{SS} = 0V, T_A = - 40°C to + 85°C)

Deremeter	Sym	Din nome	Conditions		Value		l Init	Domorko
Parameter	bol	Pin name	Conditions	Min	Тур	Max	Unit	Remarks
		CMOS hysteresis	V _{CC} ≥ 2.7 V	V _{CC} × 0.8				
H level input Voltage	V _{IHS}	input pin, MD0, MD1	V _{CC} < 2.7 V	V _{cc} × 0.7	-	V _{CC} + 0.3	V	
(hysteresis input)		5V tolerant	V _{cc} ≥ 2.7 V	V _{CC} × 0.8		V _{SS} + 5.5	V	
		input pin	V _{cc} < 2.7 V	V _{CC} × 0.7		v _{SS} + 5.5	v	
		CMOS hysteresis	V _{CC} ≥ 2.7 V			V _{CC} × 0.2		
L level input Voltage (hysteresis	input pin, MD0, MD1	V _{CC} < 2.7 V	V _{SS} - 0.3	-	V _{CC} × 0.3	V		
(hysteresis input)		5 V tolerant	V _{cc} ≥ 2.7 V			$V_{CC} \times 0.2$		
		input pin	V_{CC} < 2.7 V	V _{SS} - 0.3	-	$V_{CC} \times 0.3$	V	
H level	V _{он}	4mA type	$V_{CC} \ge 2.7 \text{ V}, I_{OH} = -4 \text{ mA}$	V _{cc} - 0.5		V _{cc}	v	
output voltage			V_{CC} < 2.7 V, I_{OH} = - 2 mA	V _{cc} - 0.45		VCC	v	
L level	V _{ol}	4mA type	$V_{CC} \ge 2.7 \text{ V}, \text{ I}_{OL} = 4 \text{ mA}$	- V _{ss}	_	0.4	v	
output voltage			V_{CC} < 2.7 V, I_{OL} = 2 mA					
		-	-	- 5	-	+ 5	μA	
Input leak current	Ι _{ΙL}	CEC0_0, CEC0_1, CEC1_0, CEC1_1	$V_{CC} = AV_{CC} = AVRH =$ $V_{SS} = AV_{SS} = 0.0 V$	-	-	+1.8	μA	
Pull-up resistor	5	Dullarania	V _{CC} ≥ 2.7 V	21	33	66	1.0	
value	R _{PU}	Pull-up pin	V _{CC} < 2.7 V	-	-	134	kΩ	
Input capacitance	C _{IN}	Other than VCC, VSS, AVCC, AVSS, AVRH	-	-	5	15	pF	



12.4.7 External Bus Timing


12.4.7.1 External bus clock output characteristics

 $(V_{CC} = 1.65V \text{ to } 3.6V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 85^{\circ}C)$

Parameter	Symbol Pin name		Conditions	Va	l Init	
Parameter	Symbol	Pin name	Conditions	Min	Max	Unit
	+		V _{CC} ≥ 2.7 V	-	40	MHz
Output frequency	quency t _{CYCLE}		V_{CC} < 2.7 V	-	20	MHz


The external bus clock (MCLKOUT) is a divided clock of HCLK. For more information about setting of clock divider, see Chapter 12: External Bus Interface in FM3 Family Peripheral Manual..

When external bus clock is not output, this characteristic does not give any effect on external bus operation.



12.4.7.2 External bus signal input/output characteristics ($V_{CC} = 1.65V$ to 3.6V, $V_{SS} = 0V$, $T_A = -40^{\circ}C$ to $+85^{\circ}C$)

Parameter	Symbol	Conditions	Value	Unit	Remarks
Signal input characteristics	VIH		0.8 × V _{cc}	V	
	V _{IL}		$0.2 \times V_{CC}$	V	
Signal output characteristics	V _{он}	-	0.8 × V _{CC}	V	
	V _{OL}		$0.2 \times V_{CC}$	V	





12.4.7.4 Separate Bus Access Synchronous SRAM Mode

 $(V_{CC} = 1.65V \text{ to } 3.6V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 85^{\circ}C)$

Parameter	Symbol	Pin name	Conditions -	Value		
				Min	Max	– Unit
	t _{AV}	MCLK, MAD[24:0]	V _{CC} ≥ 2.7 V	1	9	ns
Address delay time			V _{CC} < 2.7 V		12	
	t _{CSL}	MCLK, MCSX[7:0]	V _{CC} ≥ 2.7 V	1	9	ns
			V_{CC} < 2.7 V		12	
MCSX delay time	t _{CSH}		V _{CC} ≥ 2.7 V	1	9	- ns
			V_{CC} < 2.7 V		12	
	_	MCLK, MOEX	V _{CC} ≥ 2.7 V	1	9	ns
	t _{REL}		V_{CC} < 2.7 V		12	
MOEX delay time			V _{CC} ≥ 2.7 V	1	9	- ns
	t _{REH}		V_{CC} < 2.7 V		12	
	t _{DS}	MCLK, MADATA[15:0]	V _{CC} ≥ 2.7 V	19 37	-	
Data set up →MCLK ↑ time			V_{CC} < 2.7 V			ns
	t _{DH}	MCLK, MADATA[15:0]	$V_{CC} \ge 2.7 \text{ V}$	0	-	
$MCLK \uparrow \to Data \text{ hold time}$			V _{CC} < 2.7 V			ns
MWEX delay time	t _{WEL}	MCLK, MWEX	V _{CC} ≥ 2.7 V	1	9	- ns
			V _{CC} < 2.7 V		12	
	t _{weн}		V _{CC} ≥ 2.7 V	1	9	- ns
			V_{CC} < 2.7 V		12	
	t _{DQML}	MCLK, MDQM[1:0]	V _{CC} ≥ 2.7 V	1	9	ns
MDQM[1:0] delay time			V _{CC} < 2.7 V		12	
	t _{DQMH}		V _{CC} ≥ 2.7 V	1	9	- ns
			V _{CC} < 2.7 V		12	
$MCLK \uparrow \to Data \text{ output time}$	t _{obs}	MCLK, MADATA[15:0]	V _{CC} ≥ 2.7 V	MCLK+1	MCLK+18	- ns
			V _{CC} < 2.7 V		MCLK+24	
$MCLK \uparrow \to Data \text{ hold time}$	time t _{OD}	MCLK, MADATA[15:0]	V _{CC} ≥ 2.7 V	1	18	- ns
			V_{CC} < 2.7 V		24	

Note:

- When the external load capacitance $C_L = 30 \text{ pF}$.




12.4.7.5 Multiplexed Bus Access Asynchronous SRAM Mode

 $(V_{CC} = 1.65V \text{ to } 3.6V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 85^{\circ}C)$

Parameter	Symphol	Pin name	Conditions	Value		Unit
Farameter	Symbol		Conditions	Min	Max +10 +20 MCLK×n+10	onit
Multiplexed address delay time	t _{ALE-CHMADV}	MALE, MADATA[15:0]	V _{CC} ≥ 2.7 V	- 0	+10	ns
			V _{CC} < 2.7 V		+20	
Multiplexed address hold time	t _{CHMADH}		V _{CC} ≥ 2.7 V	MCLK×n+0	MCLK×n+10	- ns
			V _{CC} < 2.7 V	MCLK×n+0	MCLK×n+20	

Note:

- When the external load capacitance $C_L = 30 \text{ pF}$ (m = 0 to 15, n = 1 to 16).





12.4.7.7 NAND Flash Memory Mode

 $(V_{CC} = 1.65V \text{ to } 3.6V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 85^{\circ}C)$

Parameter	Symbol	Pin name	Conditions	Value		Unit
				Min	Max	Unit
MNREX Min pulse width	t _{NREW}	MNREX	V _{CC} ≥ 2.7 V	MCLK×n-3	-	
			V _{CC} < 2.7 V			ns
	t _{ds – nre}	MNREX, MADATA[15:0]	V _{CC} ≥ 2.7 V	20	-	1
Data setup → MNREX↑time			V _{CC} < 2.7 V	38	-	ns
	t _{DH – NRE}	MNREX,	V _{CC} ≥ 2.7 V	0	-	
MNREX↑→ Data hold time		MADATA[15:0]	V _{CC} < 2.7 V			ns
MNALE↑→MNWEX delay time	t _{ALEH - NWEL}	MNALE, MNWEX	V _{CC} ≥ 2.7 V	MCLK×m-9	MCLK×m+9	- ns
			V _{CC} < 2.7 V	MCLK×m-12	MCLK×m+12	
MNALE↓→MNWEX delay time	t _{ALEL - NWEL}	NWEL MNALE, MNWEX	V _{CC} ≥ 2.7 V	MCLK×m-9	MCLK×m+9	- ns
			V _{CC} < 2.7 V	MCLK×m-12	MCLK×m+12	
	t _{CLEH - NWEL}	NWEL MNCLE, MNWEX	V _{CC} ≥ 2.7 V	MCLK×m-9	MCLK×m+9	- ns
MNCLE↑→MNWEX delay time			V _{CC} < 2.7 V	MCLK×m-12	MCLK×m+12	
	t _{NWEH - CLEL}	MNCLE,	V _{CC} ≥ 2.7 V	- 0	MCLK×m+9	ns
MNWEX↑→MNCLE delay time		MNWEX	V _{CC} < 2.7 V		MCLK×m+12	
MNWEX Min pulse width	t _{NWEW}	MNWEX	V _{CC} ≥ 2.7 V	- MCLK×n-3	-	ns
			V _{CC} < 2.7 V			
MNWEX↓→Data output time	t _{NWEL-DV}	MNWEX,	V _{CC} ≥ 2.7 V	- 9	+ 9	ns
		MADATA[15:0]	V _{CC} < 2.7 V	-12	+12	
	t _{NWEH-DX}	MNWEX,	V _{CC} ≥ 2.7 V		MCLK×m+9	
MNWEX↑→Data hold time		MADATA[15:0]	V _{CC} < 2.7 V	0	MCLK×m+12	ns

Note:

- When the external load capacitance $C_L = 30 \text{ pF}$ (m=0 to 15, n=1 to 16).









Figure 2. NAND Flash Memory Address Write





14. Package Dimensions

