



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Dataila	
Details	
Product Status	Active
Core Processor	RXv2
Core Size	32-Bit Single-Core
Speed	54MHz
Connectivity	I <sup>2</sup> C, IrDA, SCI, SPI, SSI
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	47
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	8K x 8
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 12x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LFQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f52306adfm-30

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 1.1 Outline of Specifications (2/4)

Classification	Module/Function	Description					
Low power consumption	Low power consumption functions	Module stop function     Three low power consumption modes     Sleep mode, deep sleep mode, and software standby mode     Low power timer that operates during the software standby state					
	Function for lower operating power consumption	<ul> <li>Operating power control modes</li> <li>High-speed operating mode, middle-speed operating mode, and low-speed operating mode</li> </ul>					
Interrupt	Interrupt controller (ICUb)	<ul> <li>Interrupt vectors: 167</li> <li>External interrupts: 9 (NMI, IRQ0 to IRQ7 pins)</li> <li>Non-maskable interrupts: 7 (NMI pin, oscillation stop detection interrupt, voltage monitoring 1 interrupt, voltage monitoring 2 interrupt, WDT interrupt, IWDT interrupt, and VBATT power monitoring interrupt)</li> <li>16 levels specifiable for the order of priority</li> </ul>					
External bus exte	ension	The external address space can be divided into four areas (CS0 to CS3), each with independent control of access settings. Capacity of each area: 16 Mbytes (CS0 to CS3) A chip-select signal (CS0# to CS3#) can be output for each area. Each area is specifiable as an 8-bit or 16-bit bus space The data arrangement in each area is selectable as little or big endian (only for data). Bus format: Separate bus, multiplex bus Wait control Write buffer facility					
DMA	DMA controller (DMACA)	<ul> <li>4 channels</li> <li>Three transfer modes: Normal transfer, repeat transfer, and block transfer</li> <li>Activation sources: Software trigger, external interrupts, and interrupt requests from peripheral functions</li> </ul>					
	Data transfer controller (DTCa)	<ul> <li>Transfer modes: Normal transfer, repeat transfer, and block transfer</li> <li>Activation sources: Interrupts</li> <li>Chain transfer function</li> </ul>					
I/O ports	General I/O ports	100-pin/64-pin/48-pin I/O: 79/43/30 (RX231 Group), 83/47/34 (RX230 Group)  • Input: 1/1/1 Pull-up resistors: 79/43/30(RX231 Group), 83/47/34 (RX230 Group)  • Open-drain outputs: 58/34/26  • 5-V tolerance: 8/5/5					
Event link control	ller (ELC)	<ul> <li>Event signals of 61 types can be directly connected to the module</li> <li>Operations of timer modules are selectable at event input</li> <li>Capable of event link operation for port B and port E</li> </ul>					
Multi-function pin	controller (MPC)	Capable of selecting the input/output function from multiple pins					
Timers	16-bit timer pulse unit (TPUa)	<ul> <li>(16 bits × 6 channels) × 1 unit</li> <li>Maximum of 16 pulse-input/output possible</li> <li>Select from among seven or eight counter-input clock signals for each channel</li> <li>Supports the input capture/output compare function</li> <li>Output of PWM waveforms in up to 15 phases in PWM mode</li> <li>Support for buffered operation, phase-counting mode (two-phase encoder input) and cascade connected operation (32 bits × 2 channels) depending on the channel.</li> <li>Capable of generating conversion start triggers for the A/D converters</li> <li>Signals from the input capture pins are input via a digital filter</li> <li>Clock frequency measuring method</li> </ul>					
	Multi-function timer pulse unit 2 (MTU2a)	<ul> <li>(16 bits × 6 channels) × 1 unit</li> <li>Up to 16 pulse-input/output lines and three pulse-input lines are available based on the six 16-bit timer channels</li> <li>Select from among eight or seven counter-input clock signals for each channel (PCLK/1, PCLK/4, PCLK/16, PCLK/64, PCLK/256, PCLK/1024, MTCLKA, MTCLKB, MTCLKC, MTCLKD) other than channel 5, for which only four signals are available.</li> <li>Input capture function</li> <li>21 output compare/input capture registers</li> <li>Pulse output mode</li> <li>Complementary PWM output mode</li> <li>Reset synchronous PWM mode</li> <li>Phase-counting mode</li> <li>Capable of generating conversion start triggers for the A/D converter</li> </ul>					
	Port output enable 2 (POE2a)	Controls the high-impedance state of the MTU's waveform output pins					
	Compare match timer (CMT) Watchdog timer (WDTA)	(16 bits × 2 channels) × 2 units     Select from among four clock signals (PCLK/8, PCLK/32, PCLK/128, PCLK/512)     14 bits x 1 channel					
		<ul> <li>Select from among six counter-input clock signals (PCLK/4, PCLK/64, PCLK/128, PCLK/512, PCLK 2048, PCLK/8192)</li> </ul>					



# 1.4 Pin Functions

Table 1.5 lists the pin functions.

Table 1.5 Pin Functions (1/4)

Classifications	Pin Name	I/O	Description			
Power supply	VCC	Input	Power supply pin. Connect it to the system power supply.			
	VCL	_	Connect this pin to the VSS pin via a 4.7 $\mu$ F smoothing capacitor used to stabilize the internal power supply. Place the capacitor close to the pin.			
	VSS	Input	Ground pin. Connect it to the system power supply (0 V).			
	VBATT	Input	Backup power pin			
Clock	XTAL	Output	Pins for connecting a crystal. An external clock can be input through the			
	EXTAL	Input	EXTAL pin.			
	BCLK	Output	Outputs the external bus clock for external devices.			
	XCIN	Input	Input/output pins for the sub-clock oscillator. Connect a crystal between			
	XCOUT	Output	XCIN and XCOUT.			
	CLKOUT	Output	Clock output pin.			
Operating mode control	MD	Input	Pin for setting the operating mode. The signal levels on this pin must not be changed during operation.			
	UB	Input	Pin used for boot mode (USB interface).			
	UPSEL	Input	Pin used for boot mode (USB interface).			
System control	RES#	Input	Reset pin. This MCU enters the reset state when this signal goes low.			
CAC	CACREF	Input	Input pin for the clock frequency accuracy measurement circuit.			
On-chip emulator	FINED	I/O	FINE interface pin.			
Address bus	A0 to A23	Output	Output pins for the address.			
Data bus	D0 to D15	I/O	Input and output pins for the bidirectional data bus.			
Multiplexed bus	A0/D0 to A15/D15	I/O	Address/data multiplexed bus			
Bus control	RD#	Output	Strobe signal which indicates that reading from the external bus interface space is in progress.			
	WR#	Output	Strobe signal which indicates that writing to the external bus interface space is in progress, in single-write strobe mode.			
	WR0#, WR1#	Output	Strobe signals which indicate that either group of data bus pins (D7 to D0 and D15 to D8) is valid in writing to the external bus interface space, in byte strobe mode.			
	BC0#, BC1#	Output	Strobe signals which indicate that either group of data bus pins (D7 to D0 and D15 to D8) is valid in access to the external bus interface space, in single-write strobe mode.			
	CS0# to CS3#	Output	Select signals for areas 0 to 3.			
	WAIT#	Input	Input pin for wait request signals in access to the external space.			
	ALE	Output	Address latch signal when address/data multiplexed bus is selected.			
LVD	CMPA2	Input	Detection target voltage pin for voltage detection 2.			
Interrupts	NMI	Input	Non-maskable interrupt request pin.			
	IRQ0 to IRQ7	Input	Interrupt request pins.			

Table 1.5 Pin Functions (3/4)

Classifications	Pin Name	I/O	Description
Serial	Simple SPI mode		
communications interface (SCIg)	SCK0, SCK1, SCK5, SCK6, SCK8, SCK9	I/O	Input/output pins for the clock.
	SMISO0, SMISO1, SMISO5, SMISO6, SMISO8, SMISO9	I/O	Input/output pins for slave transmit data.
	SMOSI0, SMOSI1, SMOSI5, SMOSI6, SMOSI8, SMOSI9	I/O	Input/output pins for master transmit data.
	SS0#, SS1#, SS5#, SS6#, SS8#, SS9#	Input	Slave-select input pins.
IrDA interface	IRTXD5	Output	Data output pin in the IrDA format.
	IRRXD5	Input	Data input pin in the IrDA format.
Serial	Asynchronous mode/clocks	synchrono	us mode
communications nterface (SCIh)	SCK12	I/O	Input/output pin for the clock.
menace (com)	RXD12	Input	Input pin for receiving data.
	TXD12	Output	Output pin for transmitting data.
	CTS12#	Input	Input pin for controlling the start of transmission and reception.
	RTS12#	Output	Output pin for controlling the start of transmission and reception.
	Simple I <sup>2</sup> C mode		
	SSCL12	I/O	Input/output pin for the I <sup>2</sup> C clock.
	SSDA12	I/O	Input/output pin for the I <sup>2</sup> C data.
	Simple SPI mode		
,	SCK12	I/O	Input/output pin for the clock.
	SMISO12	I/O	Input/output pin for slave transmit data.
	SMOSI12	I/O	Input/output pin for master transmit data.
	SS12#	Input	Slave-select input pin.
	Extended serial mode	•	
	RXDX12	Input	Input pin for data reception by SCIf.
	TXDX12	Output	Output pin for data transmission by SCIf.
	SIOX12	I/O	Input/output pin for data reception or transmission by SCIf.
I <sup>2</sup> C bus interface	SCL	I/O	Input/output pin for I <sup>2</sup> C bus interface clocks. Bus can be directly driven by
			the N-channel open drain output.
	SDA	I/O	Input/output pin for I <sup>2</sup> C bus interface data. Bus can be directly driven by the N-channel open drain output.
Serial peripheral	RSPCKA	I/O	Input/output pin for the RSPI clock.
interface	MOSIA	I/O	Input/output pin for transmitting data from the RSPI master.
	MISOA	I/O	Input/output pin for transmitting data from the RSPI slave.
	SSLA0	I/O	Input/output pin to select the slave for the RSPI.
	SSLA1 to SSLA3	Output	Output pins to select the slave for the RSPI.
Serial sound	SSISCK0	I/O	SSI serial bit clock pin.
interface	SSIWS0	I/O	Word selection pin.
	SSITXD0	Output	Serial data output pin.
	SSIRXD0	Input	Serial data input pin.
	AUDIO_MCLK	Input	Master clock pin for audio.
CAN module	CRXD0	Input	Input pin
	CTXD0	Output	Output pin
SD host	SDHI_CLK	Output	SD clock output pin
interface	SDHI_CMD	I/O	SD command output, response input signal pin



Table 1.7 List of Pins and Pin Functions (100-Pin LFQFP) (2/3)

Pin No.	Power Supply, Clock, System Control	I/O Port	External Bus	Timers (MTU, TPU, TMR, RTC, CMT, POE, CAC)	Communications (SCI, RSPI, RIIC, RSCAN, USB, SSI)	Memory Interface (SDHI)	Touch sensing	Others
42		P52	RD#				TS18	
43		P51	WR1#/BC1#/ WAIT#				TS19	
44		P50	WR0#/WR#				TS20	
45	UB	PC7	A23/CS0#	MTIOC3A/MTCLKB/TMO2	TXD8/SMOSI8/SSDA8/ MISOA			CACREF
46		PC6 A22/CS1# MTIOC3C/MTCLKA/TMCI2 RXD8/SMISO8/SSCL6 MOSIA		RXD8/SMISO8/SSCL8/ MOSIA		TS22		
47		PC5	A21/CS2#/ WAIT#	MTIOC3B/MTCLKD/TMRI2	SCK8/RSPCKA		TS23	
48		PC4	A20/CS3#	MTIOC3D/MTCLKC/TMCI1/ POE0#	SCK5/CTS8#/RTS8#/ SS8#/SSLA0	SDHI_D1	TSCAP	
49		PC3	A19	MTIOC4D/TCLKB	TXD5/SMOSI5/SSDA5/ IRTXD5	SDHI_D0	TS27	
50		PC2	A18	MTIOC4B/TCLKA	RXD5/SMISO5/SSCL5/ SSLA3/ IRRXD5	SDHI_D3	TS30	
51		PC1	A17	MTIOC3A/TCLKD	SCK5/SSLA2		TS33	
52		PC0	A16	MTIOC3C/TCLKC	CTS5#/RTS5#/SS5#/ SSLA1		TS35	
53		PB7	A15	MTIOC3B/TIOCB5	TXD9/SMOSI9/SSDA9	SDHI_D2		
54		PB6	A14	MTIOC3D/TIOCA5	RXD9/SMISO9/SSCL9	SDHI_D1		
55		PB5	A13	MTIOC2A/MTIOC1B/ TMRI1/POE1#/TIOCB4	SCK9/USB0_VBUS	SDHI_CD		
56		PB4	A12	TIOCA4	CTS9#/RTS9#/SS9#			
57		PB3	A11	MTIOC0A/MTIOC4A/TMO0/ POE3#/TIOCD3/TCLKD	SCK6	SDHI_W P		
58		PB2	A10	TIOCC3/TCLKC	CTS6#/RTS6#/SS6#			
59		PB1	A9	MTIOC0C/MTIOC4C/ TMCI0/TIOCB3	TXD6/SMOSI6/SSDA6	SDHI_CL K		IRQ4/ CMPOB1
60	VCC							
61		PB0	A8	MTIC5W/TIOCA3	RXD6/SMISO6/SSCL6/ RSPCKA	SDHI_C MD		
62	VSS							
63		PA7	A7	TIOCB2	MISOA			
64		PA6	A6	MTIC5V/MTCLKB/TMCI3/ POE2#/TIOCA2	CTS5#/RTS5#/SS5#/ MOSIA/SSIWS0			
65		PA5	A5	TIOCB1	RSPCKA			
66		PA4	A4	MTIC5U/MTCLKA/TMRI0/ TIOCA1	TXD5/SMOSI5/SSDA5/ SSLA0/SSITXD0/IRTXD5			IRQ5 / CVREFB1
67		PA3	A3	MTIOC0D/MTCLKD/ TIOCD0/TCLKB	RXD5/SMISO5/SSCL5/ SSIRXD0/IRRXD5			IRQ6 /CMPB1
68		PA2	A2		RXD5/SMISO5/SSCL5/ SSLA3/IRRXD5			
69		PA1	A1	MTIOC0B/MTCLKC/ TIOCB0	SCK5/SSLA2/SSISCK0			
70		PA0	A0/BC0#	MTIOC4A/TIOCA0	SSLA1			CACREF
71 72		PE7	D15[A15/D15] D14[A14/D14]					IRQ7/AN023
73		PE6 PE5	D14[A14/D14] D13[A13/D13]	MTIOC4C/MTIOC2B				IRQ6/AN022 IRQ5/AN021/ CMPOB0
74		PE4	D12[A12/D12]	MTIOC4D/MTIOC1A				AN020/ CMPA2/ CLKOUT
75		PE3	D11[A11/D11]	MTIOC4B/POE8#	CTS12#/RTS12#/SS12#/ AUDIO_MCLK			AN019/ CLKOUT
76		PE2	D10[A10/D10]	MTIOC4A	RXD12/RXDX12/ SMISO12/SSCL12			IRQ7/AN018/ CVREFB0
77		PE1	D9[A9/D9]	MTIOC4C	TXD12/TXDX12/SIOX12/ SMOSI12/SSDA12			AN017/ CMPB0
78		PE0	D8[A8/D8]		SCK12			AN016

Table 1.7 List of Pins and Pin Functions (100-Pin LFQFP) (3/3)

Pin No.	Power Supply, Clock, System Control	I/O Port	External Bus	Timers (MTU, TPU, TMR, RTC, CMT, POE, CAC)	Communications (SCI, RSPI, RIIC, RSCAN, USB, SSI)	Memory Interface (SDHI)	Touch sensing	Others
79		PD7	D7[A7/D7]	MTIC5U/POE0#				IRQ7/AN031
80		PD6	D6[A6/D6]	MTIC5V/POE1#				IRQ6/AN030
81		PD5	D5[A5/D5]	MTIC5W/POE2#				IRQ5/AN029
82		PD4	D4[A4/D4]	POE3#				IRQ4/AN028
83		PD3	D3[A3/D3]	POE8#				IRQ3/AN027
84		PD2	D2[A2/D2]	MTIOC4D				IRQ2/AN026
85		PD1	D1[A1/D1]	MTIOC4B				IRQ1/AN025
86		PD0	D0[A0/D0]					IRQ0/AN024
87		P47						AN007
88		P46						AN006
89		P45						AN005
90		P44						AN004
91		P43						AN003
92		P42						AN002
93		P41						AN001
94	VREFL0							
95		P40						AN000
96	VREFH0							
97	AVCC0							
98		P07						ADTRG0#
99	AVSS0							
100		P05						DA1

Note 1. RX230: PH0/CACREF, PH1/IRQ0/TMO0, PH2/IRQ1/TMRI0, PH3/TMCI0 RX231: VSS\_USB, USB0\_DP, USB0\_DM, VCC\_USB

Table 4.1 List of I/O Registers (Address Order) (22/33)

	Module		Register	Number	Access	Number of Access	Cycles
Address	Symbol	Register Name	Symbol	of Bits	Size	ICLK ≥ PCLK	ICLK <pclk< th=""></pclk<>
000A 0060h	USB0	DCP Control Register	DCPCTR	16	16	9 PCLKB or more	Frequency with 1 + 9 × (frequency ratio of ICLK/PCLKB)*2
000A 0064h	USB0	Pipe Window Select Register	PIPESEL	16	16	9 PCLKB or more	Frequency with 1 + 9 × (frequency ratio of ICLK/PCLKB)*2
000A 0068h	USB0	Pipe Configuration Register	PIPECFG	16	16	9 PCLKB or more	Frequency with 1 + 9 × (frequency ratio of ICLK/PCLKB)*2
000A 006Ch	USB0	Pipe Maximum Packet Size Register	PIPEMAXP	16	16	9 PCLKB or more	Frequency with 1 + 9 × (frequency ratio of ICLK/PCLKB)*2
000A 006Eh	USB0	Pipe Cycle Control Register	PIPEPERI	16	16	9 PCLKB or more	Frequency with 1 + 9 × (frequency ratio of ICLK/PCLKB)*2
000A 0070h	USB0	PIPE1 Control Register	PIPE1CTR	16	16	9 PCLKB or more	Frequency with 1 + 9 × (frequency ratio of ICLK/PCLKB)*2
000A 0072h	USB0	PIPE2 Control Register	PIPE2CTR	16	16	9 PCLKB or more	Frequency with 1 + 9 × (frequency ratio of ICLK/PCLKB)*2
000A 0074h	USB0	PIPE3 Control Register	PIPE3CTR	16	16	9 PCLKB or more	Frequency with 1 + 9 × (frequency ratio of ICLK/PCLKB)*2
000A 0076h	USB0	PIPE4 Control Register	PIPE4CTR	16	16	9 PCLKB or more	Frequency with 1 + 9 × (frequency ratio of ICLK/PCLKB)*2
000A 0078h	USB0	PIPE5 Control Register	PIPE5CTR	16	16	9 PCLKB or more	Frequency with 1 + 9 × (frequency ratio of ICLK/PCLKB)*2
000A 007Ah	USB0	PIPE6 Control Register	PIPE6CTR	16	16	9 PCLKB or more	Frequency with 1 + 9 × (frequency ratio of ICLK/PCLKB)*2
000A 007Ch	USB0	PIPE7 Control Register	PIPE7CTR	16	16	9 PCLKB or more	Frequency with 1 + 9 × (frequency ratio of ICLK/PCLKB)*2
000A 007Eh	USB0	PIPE8 Control Register	PIPE8CTR	16	16	9 PCLKB or more	Frequency with 1 + 9 × (frequency ratio of ICLK/PCLKB)*2
000A 0080h	USB0	PIPE9 Control Register	PIPE9CTR	16	16	9 PCLKB or more	Frequency with 1 + 9 × (frequency ratio of ICLK/PCLKB)*2
000A 0090h	USB0	PIPE1 Transaction Counter Enable Register	PIPE1TRE	16	16	9 PCLKB or more	Frequency with 1 + 9 × (frequency ratio of ICLK/PCLKB)*2
000A 0092h	USB0	PIPE1 Transaction Counter Register	PIPE1TRN	16	16	9 PCLKB or more	Frequency with 1 + 9 × (frequency ratio of ICLK/PCLKB)*2
000A 0094h	USB0	PIPE2 Transaction Counter Enable Register	PIPE2TRE	16	16	9 PCLKB or more	Frequency with 1 + 9 × (frequency ratio of ICLK/PCLKB)*2
000A 0096h	USB0	PIPE2 Transaction Counter Register	PIPE2TRN	16	16	9 PCLKB or more	Frequency with 1 + 9 × (frequency ratio of ICLK/PCLKB)*2
000A 0098h	USB0	PIPE3 Transaction Counter Enable Register	PIPE3TRE	16	16	9 PCLKB or more	Frequency with 1 + 9 × (frequency ratio of ICLK/PCLKB)*2
000A 009Ah	USB0	PIPE3 Transaction Counter Register	PIPE3TRN	16	16	9 PCLKB or more	Frequency with 1 + 9 × (frequency ratio of ICLK/PCLKB)*2
000A 009Ch	USB0	PIPE4 Transaction Counter Enable Register	PIPE4TRE	16	16	9 PCLKB or more	Frequency with 1 + 9 × (frequency ratio of ICLK/PCLKB)*2
000A 009Eh	USB0	PIPE4 Transaction Counter Register	PIPE4TRN	16	16	9 PCLKB or more	Frequency with 1 + 9 × (frequency ratio of ICLK/PCLKB)*2
000A 00A0h	USB0	PIPE5 Transaction Counter Enable Register	PIPE5TRE	16	16	9 PCLKB or more	Frequency with 1 + 9 × (frequency ratio of ICLK/PCLKB)*2
000A 00A2h	USB0	PIPE5 Transaction Counter Register	PIPE5TRN	16	16	9 PCLKB or more	Frequency with 1 + 9 × (frequency ratio of ICLK/PCLKB)*2

Table 4.1 List of I/O Registers (Address Order) (26/33)

	Module		Register	Number	Access	Number of Access	Cycles
ddress	Symbol	Register Name	Symbol	of Bits	Size	ICLK ≥ PCLK	ICLK <pclk< th=""></pclk<>
0A 83DEh	RSCAN	Receive Rule Entry Register 5AH	GAFLIDH5	16	16	2 or 3 PCLKB	2 ICLK
0A 83DEh	RSCAN	Receive Buffer Register 3DH	RMDF33	16	16	2 or 3 PCLKB	2 ICLK
0A 83E0h	RSCAN	Receive Rule Entry Register 5BL	GAFLML5	16	16	2 or 3 PCLKB	2 ICLK
0A 83E0h	RSCAN	Receive Buffer Register 4AL	RMIDL4	16	16	2 or 3 PCLKB	2 ICLK
0A 83E2h	RSCAN	Receive Rule Entry Register 5BH	GAFLMH5	16	16	2 or 3 PCLKB	2 ICLK
00A 83E2h	RSCAN	Receive Buffer Register 4AH	RMIDH4	16	16	2 or 3 PCLKB	2 ICLK
0A 83E4h	RSCAN	Receive Rule Entry Register 5CL	GAFLPL5	16	16	2 or 3 PCLKB	2 ICLK
0A 83E4h	RSCAN	Receive Buffer Register 4BL	RMTS4	16	16	2 or 3 PCLKB	2 ICLK
00A 83E6h	RSCAN	Receive Rule Entry Register 5CH	GAFLPH5	16	16	2 or 3 PCLKB	2 ICLK
00A 83E6h	RSCAN	Receive Buffer Register 4BH	RMPTR4	16	16	2 or 3 PCLKB	2 ICLK
0A 83E8h	RSCAN	Receive Rule Entry Register 6AL	GAFLIDL6	16	16	2 or 3 PCLKB	2 ICLK
0A 83E8h	RSCAN	Receive Buffer Register 4CL	RMDF04	16	16	2 or 3 PCLKB	2 ICLK
0A 83EAh	RSCAN	Receive Rule Entry Register 6AH	GAFLIDH6	16	16	2 or 3 PCLKB	2 ICLK
0A 83EAh	RSCAN	Receive Buffer Register 4CH	RMDF14	16	16	2 or 3 PCLKB	2 ICLK
0A 83ECh	RSCAN	Receive Rule Entry Register 6BL	GAFLML6	16	16	2 or 3 PCLKB	2 ICLK
0A 83ECh	RSCAN	Receive Buffer Register 4DL	RMDF24	16	16	2 or 3 PCLKB	2 ICLK
0A 83EEh	RSCAN	Receive Rule Entry Register 6BH	GAFLMH6	16	16	2 or 3 PCLKB	2 ICLK
00A 83EEh	RSCAN	Receive Buffer Register 4DH	RMDF34	16	16	2 or 3 PCLKB	2 ICLK
0A 83F0h	RSCAN	Receive Rule Entry Register 6CL	GAFLPL6	16	16	2 or 3 PCLKB	2 ICLK
00A 83F0h	RSCAN	Receive Buffer Register 5AL	RMIDL5	16	16	2 or 3 PCLKB	2 ICLK
00A 83F2h	RSCAN	Receive Rule Entry Register 6CH	GAFLPH6	16	16	2 or 3 PCLKB	2 ICLK
0A 83F2h	RSCAN	Receive Buffer Register 5AH	RMIDH5	16	16	2 or 3 PCLKB	2 ICLK
00A 83F4h	RSCAN	Receive Rule Entry Register 7AL	GAFLIDL7	16	16	2 or 3 PCLKB	2 ICLK
00A 83F4h	RSCAN	Receive Buffer Register 5BL	RMTS5	16	16	2 or 3 PCLKB	2 ICLK
00A 83F6h	RSCAN	Receive Rule Entry Register 7AH	GAFLIDH7	16	16	2 or 3 PCLKB	2 ICLK
00A 83F6h	RSCAN	Receive Buffer Register 5BH	RMPTR5	16	16	2 or 3 PCLKB	2 ICLK
0A 83F8h	RSCAN	Receive Rule Entry Register 7BL	GAFLML7	16	16	2 or 3 PCLKB	2 ICLK
00A 83F8h	RSCAN	Receive Buffer Register 5CL	RMDF05	16	16	2 or 3 PCLKB	2 ICLK
00A 83FAh	RSCAN	Receive Rule Entry Register 7BH	GAFLMH7	16	16	2 or 3 PCLKB	2 ICLK
00A 83FAh	RSCAN	Receive Buffer Register 5CH	RMDF15	16	16	2 or 3 PCLKB	2 ICLK
00A 83FCh	RSCAN	Receive Rule Entry Register 7CL	GAFLPL7	16	16	2 or 3 PCLKB	2 ICLK
00A 83FCh	RSCAN	Receive Buffer Register 5DL	RMDF25	16	16	2 or 3 PCLKB	2 ICLK
00A 83FEh	RSCAN	Receive Rule Entry Register 7CH	GAFLPH7	16	16	2 or 3 PCLKB	2 ICLK
00A 83FEh	RSCAN	Receive Buffer Register 5DH	RMDF35	16	16	2 or 3 PCLKB	2 ICLK
00A 8400h	RSCAN	Receive Rule Entry Register 8AL	GAFLIDL8	16	16	2 or 3 PCLKB	2 ICLK
00A 8400h	RSCAN	Receive Buffer Register 6AL	RMIDL6	16	16	2 or 3 PCLKB	2 ICLK
0A 8402h	RSCAN	Receive Rule Entry Register 8AH	GAFLIDH8	16	16	2 or 3 PCLKB	2 ICLK
00A 8402h	RSCAN	Receive Buffer Register 6AH	RMIDH6	16	16	2 or 3 PCLKB	2 ICLK
10A 8404h	RSCAN	Receive Rule Entry Register 8BL	GAFLML8	16	16	2 or 3 PCLKB	2 ICLK
0A 8404h			RMTS6	16	16		2 ICLK
	RSCAN	Receive Buffer Register 6BL				2 or 3 PCLKB	
00A 8406h	RSCAN	Receive Rule Entry Register 8BH	GAFLMH8	16	16	2 or 3 PCLKB	2 ICLK
00A 8406h	RSCAN	Receive Buffer Register 6BH	RMPTR6	16	16	2 or 3 PCLKB	2 ICLK
0A 8408h	RSCAN	Receive Rule Entry Register 8CL	GAFLPL8	16	16	2 or 3 PCLKB	2 ICLK
0A 8408h	RSCAN	Receive Buffer Register 6CL	RMDF06	16	16	2 or 3 PCLKB	2 ICLK
0A 840Ah	RSCAN	Receive Rule Entry Register 8CH	GAFLPH8	16	16	2 or 3 PCLKB	2 ICLK
0A 840Ah	RSCAN	Receive Buffer Register 6CH	RMDF16	16	16	2 or 3 PCLKB	2 ICLK
0A 840Ch	RSCAN	Receive Rule Entry Register 9AL	GAFLIDL9	16	16	2 or 3 PCLKB	2 ICLK
0A 840Ch	RSCAN	Receive Buffer Register 6DL	RMDF26	16	16	2 or 3 PCLKB	2 ICLK
0A 840Eh	RSCAN	Receive Rule Entry Register 9AH	GAFLIDH9	16	16	2 or 3 PCLKB	2 ICLK
0A 840Eh	RSCAN	Receive Buffer Register 6DH	RMDF36	16	16	2 or 3 PCLKB	2 ICLK
00A 8410h	RSCAN	Receive Rule Entry Register 9BL	GAFLML9	16	16	2 or 3 PCLKB	2 ICLK
0A 8410h	RSCAN	Receive Buffer Register 7AL	RMIDL7	16	16	2 or 3 PCLKB	2 ICLK



Table 5.4 DC Characteristics (2)

Conditions:  $1.8 \text{ V} \le \text{VCC} = \text{VCC\_USB} \le 2.7 \text{ V}, 1.8 \text{ V} \le \text{AVCC0} \le 2.7 \text{ V}, \text{VSS} = \text{AVSS0} = \text{VSS\_USB} = 0 \text{ V}, \text{T}_a = -40 \text{ to } +105^{\circ}\text{C}$ 

	Item	Symbol	Min.	Тур.	Max.	Unit	Test Conditions
Schmitt trigger input voltage	Ports 12, 13, 16, 17, port B5 (5 V tolerant)	V <sub>IH</sub>	VCC × 0.8	_	5.8	V	
	Ports 14 to 15, ports 20 to 27, ports 30 to 37, ports 50 to 55, ports A0 to A7, ports B0 to B4, B6, B7, ports C0 to C7, ports D0 to D7, ports E0 to E7, port J3, RES#	_	VCC × 0.8	_	VCC + 0.3		
	Ports 03, 05, 07, ports 40 to 47		AVCC0 × 0.8	_	AVCC0 + 0.3		
	Ports 03, 05, 07, ports 40 to 47	V <sub>IL</sub>	-0.3	_	AVCC0 × 0.2		
	Ports other than above	1	-0.3	_	VCC × 0.2		
	Ports 03, 05, 07, ports 40 to 47	$\Delta V_{T}$	AVCC0 × 0.01	_	_		
	Ports other than above		VCC × 0.01	_	_		
Input level	MD	V <sub>IH</sub>	VCC × 0.9	_	VCC + 0.3	V	
voltage (except for Schmitt	EXTAL (external clock input)	1	VCC × 0.8	_	VCC + 0.3		
trigger input	MD	V <sub>IL</sub>	-0.3	_	VCC × 0.1		
pins)	EXTAL (external clock input)		-0.3		VCC × 0.2		

# Table 5.5 DC Characteristics (3)

Conditions:  $1.8 \text{ V} \le \text{VCC} = \text{VCC\_USB} = \text{AVCC0} \le 5.5 \text{ V}$ ,  $\text{VSS} = \text{AVSS0} = \text{VSS\_USB} = 0 \text{ V}$ ,  $\text{T}_a = -40 \text{ to } +105 ^{\circ}\text{C}$ 

	Item	Symbol	Min.	Тур.	Max.	Unit	Test Conditions
Input leakage current RES#, MD, port 35		I <sub>in</sub>	_	_	1.0	μΑ	V <sub>in</sub> = 0 V, VCC
Three-state leakage Ports for 5 V tolerant current (off-state)		I <sub>TSI</sub>	_	_	1.0	μA	V <sub>in</sub> = 0 V, 5.8V
	Ports except for 5 V tolerant	1	_	_	0.2	μA	V <sub>in</sub> = 0 V, VCC
Input capacitance  All input pins (except for port 35, USB0_DM, USB0_DP)		C <sub>in</sub>	_	_	15	pF	V <sub>in</sub> = 0 mV, f = 1 MHz, T <sub>a</sub> = 25°C
	Port 35, USB0_DM, USB0_DP		_	_	30		

# Table 5.6 DC Characteristics (4)

Conditions:  $1.8 \text{ V} \le \text{VCC} = \text{VCC\_USB} = \text{AVCC0} \le 5.5 \text{ V}, \text{VSS} = \text{AVSS0} = \text{VSS\_USB} = 0 \text{ V}, \text{T}_a = -40 \text{ to } +105^{\circ}\text{C}$ 

Item		Symbol	Min.	Тур.	Max.	Unit	Test Conditions
Input pull-up resistor	All ports (except for port 35)	R <sub>U</sub>	10	20	50	kΩ	V <sub>in</sub> = 0 V

		lte	m		Symbol	Typ. *4	Max.	Unit	Test Conditions
Supply current	Middle-speed operating mode	Normal operating mode	All peripheral operation: Max.*7	ICLK = 12 MHz	I <sub>CC</sub>	_	16.7	mA	
		Sleep mode	No peripheral	ICLK = 12 MHz		1.9	_		
			operation*6	ICLK = 8 MHz		1.2	_		
				ICLK = 4 MHz		1.1	_		
				ICLK = 1 MHz		1.0	_		
			All peripheral	ICLK = 12 MHz		6.1	_		
			operation: Normal* <sup>7</sup>	ICLK = 8 MHz		4.4	_		
				ICLK = 4 MHz		3.0	_		
				ICLK = 1 MHz		2.0	_		
		Deep sleep mode	No peripheral	ICLK = 12 MHz		1.6	_		
			operation*6	ICLK = 8 MHz		1.0	_		
				ICLK = 4 MHz		0.9	_		
				ICLK = 1 MHz		0.8	_		
			All peripheral operation: Normal*7	ICLK = 12 MHz		5.1	_		
				ICLK = 8 MHz		3.7	_		
				ICLK = 4 MHz		2.6	_		
				ICLK = 1 MHz		1.8	_		
		Increase during BGO operation*5				2.5	_		
	Low-speed operating mode	Normal operating mode	No peripheral operation*8	ICLK = 32 kHz I <sub>CC</sub>		5.2	_	μA	
			All peripheral operation: Normal *9, *10	ICLK = 32 kHz		22.3	_		
			All peripheral operation: Max.*9, *10	ICLK = 32 kHz		_	74.4		
		Sleep mode	No peripheral operation*8	ICLK = 32 kHz		3.0	_		
		Deep sleep mode	All peripheral operation: Normal*9	ICLK = 32 kHz		13.1	_		
			No peripheral operation*8	ICLK = 32 kHz		2.4	_		
			All peripheral operation: Normal*9	ICLK = 32 kHz		10.5	_		

- Note 1. Supply current values do not include the output charge/discharge current from all pins. The values apply when internal pull-up MOSs are in the off state.
- Note 2. Clock supply to the peripheral functions is stopped. This does not include BGO operation. The clock source is PLL. BCLK, FCLK, and PCLK are set to divided by 64.
- Note 3. Clocks are supplied to the peripheral functions. This does not include BGO operation. The clock source is PLL. BCLK, FCLK, and PCLK are the same frequency as that of ICLK.
- Note 4. Values when VCC is 3.3 V.
- Note 5. This is the increase when data is programmed to or erased from the ROM or E2 DataFlash during program execution.
- Note 6. Clock supply to the peripheral functions is stopped. The clock source is PLL when ICLK is 12 MHz and HOCO for other cases. BCLK, FCLK, and PCLK are set to divided by 64.
- Note 7. Clocks are supplied to the peripheral functions. The clock source is PLL when ICLK is 12 MHz and HOCO for other cases. BCLK, FCLK, and PCLK are the same frequency of that of the ICLK.
- Note 8. Clock supply to the peripheral functions is stopped. The clock source is the sub oscillation circuit. BCLK, FCLK, and PCLK are set to divided by 64.
- Note 9. Clocks are supplied to the peripheral functions. The clock source is the sub oscillation circuit. BCLK, FCLK, and PCLK are the same frequency as that of ICLK.
- Note 10. This is the value when the MSTPCRA.MSTPA17 (12-bit A/D converter module stop bit) is in the module stop state.
- Note 11. Clocks are supplied to the peripheral functions. This does not include BGO operation. The clock source is PLL. BCLK, FCLK, and PCLKB are set to divided by 2 and PCLKA and PCLKD are the same frequency as that of ICLK.




Figure 5.3 Voltage Dependency in Low-Speed Operating Mode (Reference Data)

Table 5.16 Permissible Output Currents (1)

Conditions:  $1.8 \text{ V} \le \text{VCC} = \text{VCC\_USB} = \text{AVCC0} \le 5.5 \text{ V}, \text{VSS} = \text{AVSS0} = \text{VSS\_USB} = 0 \text{ V}, \text{T}_a = -40 \text{ to } +85^{\circ}\text{C}$ 

	Item				
Permissible output low current	Ports 40 to 47, ports 03, 05	07, port 36, 37	I <sub>OL</sub>	4.0	mA
(average value per pin)	Ports other than above	Normal output mode		4.0	ı
		High-drive output mode		8.0	
Permissible output low current	Ports 40 to 47, ports 03, 05	07, ports 36, 37		4.0	
(maximum value per pin)	Ports other than above	Normal output mode		4.0	
		High-drive output mode		8.0	
Permissible output low current	Total of ports 40 to 47, ports	03, 05, 07	$\Sigma I_{OL}$	40	
	Total of ports 12 to 17, ports		40		
	Total of ports 50 to 55, ports		40		
	Total of ports E0 to E7, port		40		
	Total of all output pins		80		
Permissible output high current	Ports 40 to 47, ports 03, 05	I <sub>OH</sub>	-4.0		
(average value per pin)	Ports other than above	Normal output mode		-4.0	
		High-drive output mode		-8.0	
Permissible output high current	Ports 40 to 47, ports 03, 05	07, ports 36, 37		-4.0	
(maximum value per pin)	Ports other than above	Normal output mode		-4.0	
		High-drive output mode		-8.0	
Permissible output high current	Total of ports 40 to 47, ports	Σl <sub>OH</sub>	-40		
	Total of ports 12 to 17, ports		-40	1	
	Total of ports 50 to 55, ports		-40	1	
	Total of ports E0 to E7, port		-40	1	
	Total of all output pins		-80	1	

Note: Do not exceed the permissible total supply current.

**Table 5.36** Bus Timing (Multiplex bus) (1)

Conditions: 2.7 V  $\leq$  VCC = VCC\_USB = AVCC0  $\leq$  5.5 V, VSS = AVSS0 = VSS\_USB = 0 V, fBCLK  $\leq$  32 MHz (BCLK pin output frequency  $\leq$  16 MHz),  $T_a = -40$  to +105°C,  $V_{OH} = VCC \times 0.5$ ,  $V_{OL} = VCC \times 0.5$ ,  $V_{OH} = -1.0$  mA,  $V_{OL} = 1.0$  mA,  $V_{OL} = 1.$ 

Item	Symbol	Min.	Max.	Unit	Test Conditions
Address delay time	t <sub>AD</sub>	_	55	ns	Figure 5.43,
Byte control delay time	t <sub>BCD</sub>	_	55	ns	Figure 5.44
CS# delay time	t <sub>CSD</sub>	_	55	ns	
RD# delay time	t <sub>RSD</sub>	_	55	ns	
ALE delay time	t <sub>ALED</sub>	_	55	ns	
Read data setup time	t <sub>RDS</sub>	40	_	ns	
Read data hold time	t <sub>RDH</sub>	0	_	ns	
WR# delay time	t <sub>WRD</sub>	_	55	ns	
Write data delay time	t <sub>WDD</sub>	_	55	ns	
Write data hold time	t <sub>WDH</sub>	0	_	ns	
WAIT# setup time	t <sub>WTS</sub>	40	_	ns	Figure 5.42
WAIT# hold time	t <sub>WTH</sub>	0	_	ns	

#### **Table 5.37 Bus Timing (Multiplex bus) (2)**

Conditions:  $1.8 \text{ V} \le \text{VCC} = \text{VCC\_USB} = \text{AVCC0} < 5.5 \text{ V}, \text{VSS} = \text{AVSS0} = \text{VSS\_USB} = 0 \text{ V},$ 

fBCLK  $\leq$  16 MHz (BCLK pin output frequency  $\leq$  8 MHz),  $T_a = -40$  to  $+105^{\circ}$ C,  $V_{OH} = VCC \times 0.5$ ,  $V_{OL} = VCC \times 0.5$ ,  $I_{OH} = -1.0$  mA,  $I_{OL} = 1.0$  mA,  $C_L = 30$  pF, when normal output is selected by the drive capacity control register

Item	Symbol	Min.	Max.	Unit	Test Conditions
Address delay time	t <sub>AD</sub>	_	90	ns	Figure 5.43,
Byte control delay time	t <sub>BCD</sub>	_	90	ns	Figure 5.44
CS# delay time	t <sub>CSD</sub>	_	90	ns	
RD# delay time	t <sub>RSD</sub>	_	90	ns	1
ALE delay time	t <sub>ALED</sub>	_	90	ns	
Read data setup time	t <sub>RDS</sub>	60	_	ns	1
Read data hold time	t <sub>RDH</sub>	0	_	ns	1
WR# delay time	t <sub>WRD</sub>	_	90	ns	1
Write data delay time	t <sub>WDD</sub>	_	90	ns	1
Write data hold time	t <sub>WDH</sub>	0	_	ns	1
WAIT# setup time	t <sub>WTS</sub>	60	_	ns	Figure 5.42
WAIT# hold time	t <sub>WTH</sub>	0	_	ns	




Figure 5.49 TMR Clock Input Timing




Figure 5.50 SCK Clock Input Timing




Figure 5.51 SCI Input/Output Timing: Clock Synchronous Mode




Figure 5.57 RSPI Timing (Slave, CPHA = 0) and Simple SPI Clock Timing (Slave, CKPH = 1)




Figure 5.58 RSPI Timing (Slave, CPHA = 1) and Simple SPI Clock Timing (Slave, CKPH = 0)

Table 5.48 A/D Conversion Characteristics (3)

Conditions:  $2.7V \le VCC = VCC\_USB = AVCC0 \le 5.5V$ ,  $2.7V \le VREFH0 \le AVCC0$ , reference voltage = VREFH0 selected, VSS = AVSS0 = VREFL0 = VSS\\_USB = 0V, Ta = -40 to +105°C

Item		Min.	Тур.	Max.	Unit	Test Conditions
Frequency		1	_	27	MHz	
Resolution		_	_	12	Bit	
Conversion time*1 (Operation at PCLKD = 27 MHz)	Permissible signal source impedance (Max.) = 1.1 kΩ	2	_	_	μs	High-precision channel The ADCSR.ADHSC bit is 1 The ADSSTRn.SST[7:0] bits are 0Dh
		3	_	_		Normal-precision channel The ADCSR.ADHSC bit is 1 The ADSSTRn.SST[7:0] bits are 28h
Analog input capacitance	Cs	_	_	15	pF	Pin capacitance included Figure 5.68
Analog input resistance	Rs	_	_	2.5	kΩ	Figure 5.68
Offset error		_	±0.5	±4.5	LSB	
Full-scale error		_	±0.75	±4.5	LSB	
Quantization error		_	±0.5	_	LSB	
Absolute accuracy		_	±1.25	±5.0	LSB	High-precision channel
				±8.0	LSB	Other than above
DNL differential non-linearity error		_	±1.0	_	LSB	
INL integral non-linearity er	ror	_	±1.0	±3.0	LSB	

Note: The characteristics apply when no pin functions other than A/D converter input are used. Absolute accuracy includes quantization errors. Offset error, full-scale error, DNL differential non-linearity error, and INL integral non-linearity error do not include quantization errors.

Note 1. The conversion time is the sum of the sampling time and the comparison time. As the test conditions, the number of sampling states is indicated.




Figure 5.70 Illustration of D/A Converter Characteristic Terms

# Integral non-linearity error (INL)

The integral non-linearity error is the maximum deviation between the ideal line when the measured offset and full-scale errors are zeroed, and the actual output code.

### Differential non-linearity error (DNL)

The differential non-linearity error is the difference between 1-LSB width based on the ideal D/A conversion characteristics and the width of the actually output code.

### Offset error

An offset error is the difference between a transition point of the ideal first output code and the actual first output code.

### Full-scale error

A full-scale error is the difference between a transition point of the ideal last output code and the actual last output code.

# 5.14 E2 DataFlash Characteristics (Flash Memory for Data Storage)

Table 5.65 E2 DataFlash Characteristics (1)

Item		Symbol	Min.	Тур.	Max.	Unit	Conditions
Reprogramming/erasure cycle*1		N <sub>DPEC</sub>	100000	1000000	_	Times	
Data hold time	After 10000 times of N <sub>DPEC</sub>	t <sub>DDRP</sub>	20*2, *3	_	_	Year	T <sub>a</sub> = +85°C
	After 100000 times of N <sub>DPEC</sub>		5*2, *3	_	_	Year	
	After 1000000 times of N <sub>DPEC</sub>		_	1*2, *3	_	Year	T <sub>a</sub> = +25°C

- Note 1. The reprogram/erase cycle is the number of erasing for each block. When the reprogram/erase cycle is n times (n = 100000), erasing can be performed n times for each block. For instance, when 1-byte programming is performed 1000 times for different addresses in a 1-Kbyte block and then the entire block is erased, the reprogram/erase cycle is counted as one. However, programming the same address for several times as one erasing is not enabled (overwriting is prohibited).
- Note 2. Characteristic when the flash memory programmer is used and the self-programming library is provided from Renesas Electronics.
- Note 3. These results are obtained from reliability testing.

Table 5.66 E2 DataFlash Characteristics (2) : high-speed operating mode

Conditions:  $2.7 \text{ V} \le \text{VCC} = \text{VCC\_USB} = \text{AVCC0} \le 5.5 \text{ V}$ ,  $\text{VSS} = \text{AVSS0} = \text{VSS\_USB} = 0 \text{ V}$ 

Temperature range for the programming/erasure operation:  $T_a = -40$  to +105°C

Item		Symbol	FCLI	< = 1 MHz		FCLK	FCLK = 32 MHz		
		Syllibol	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
Programming time	1 byte	t <sub>DP1</sub>	_	95.0	797	_	40.8	376	μs
Erasure time	1 Kbyte	t <sub>DE1K</sub>	_	19.5	498	_	6.2	230	ms
	8 Kbyte	t <sub>DE8K</sub>	_	119.8	2556	_	12.9	368	ms
Blank check time	1 byte	t <sub>DBC1</sub>	_	_	55.00	_	_	16.1	μs
	1 Kbyte	t <sub>DBC1K</sub>	_	_	0.72	_	_	0.50	ms
Erase operation forced stop time		t <sub>DSED</sub>	_	_	16.0	_	_	10.7	μs
DataFlash STOP recovery time		t <sub>DSTOP</sub>	5.0	_	_	5.0	_	_	μs

Note: The time until each operation of the flash memory is started after instructions are executed by software is not included.

Note: The lower-limit frequency of FCLK is 1 MHz during programming or erasing of the flash memory. When using FCLK at below

4 MHz, the frequency can be set to 1 MHz, 2 MHz, or 3 MHz. A non-integer frequency such as 1.5 MHz cannot be set.

Note: The frequency accuracy of FCLK must be within ±3.5%.

Table 5.67 E2 DataFlash Characteristics (3) : middle-speed operating mode

Conditions: 1.8 V ≤ VCC0 = VCC\_USB = AVCC0 ≤ 5.5 V, VSS = AVSS0 = VSS\_USB = 0 V

Temperature range for the programming/erasure operation:  $T_a = -40$  to +85°C

Item		Symbol	FCL	K = 1 MHz		FCL	< = 8 MHz	Unit	
		Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.	Offic
Programming time	1 byte	t <sub>DP1</sub>	_	135	1197	_	86.5	823	μs
Erasure time	1 Kbyte	t <sub>DE1K</sub>	_	19.6	501	_	8.0	265	ms
	8 Kbyte	t <sub>DE8K</sub>	_	120	2558		27.7	669	ms
Blank check time	1 byte	t <sub>DBC1</sub>	_	_	85.0	_	_	50.9	μs
	1 Kbyte	t <sub>DBC1K</sub>	_	_	0.72	_	_	1.45	ms
Erase operation forced stop time		t <sub>DSED</sub>	_	_	28.0	_	_	21.3	μs
DataFlash STOP recovery time		t <sub>DSTOP</sub>	0.72	_	_	0.72	_	_	μs

Note: The time until each operation of the flash memory is started after instructions are executed by software is not included.

Note: The lower-limit frequency of FCLK is 1 MHz during programming or erasing of the flash memory. When using FCLK at below

4 MHz, the frequency can be set to 1 MHz, 2 MHz, or 3 MHz. A non-integer frequency such as 1.5 MHz cannot be set.

Note: The frequency accuracy of FCLK must be within ±3.5%.

# 5.15 Usage Notes

# 5.15.1 Connecting VCL Capacitor and Bypass Capacitors

This MCU integrates an internal voltage-down circuit, which is used for lowering the power supply voltage in the internal MCU automatically to the optimum level. A 4.7-µF capacitor needs to be connected between this internal voltage-down power supply (VCL pin) and the VSS pin. Figure 5.80 to Figure 5.82 shows how to connect external capacitors. Place an external capacitor close to the pins. Do not apply the power supply voltage to the VCL pin. Insert a multilayer ceramic capacitor as a bypass capacitor between each pair of the power supply pins. Implement a bypass capacitor as closer to the MCU power supply pins as possible. Use a recommended value of 0.1 µF as the capacitance of the capacitors. For the capacitors related to crystal oscillation, see section 9, Clock Generation Circuit in the User's Manual: Hardware. For the capacitors related to analog modules, also see section 43, 12-Bit A/D Converter (S12ADE) in the User's Manual: Hardware.

For notes on designing the printed circuit board, see the descriptions of the application note, the Hardware Design Guide (R01AN1411EJ). The latest version can be downloaded from the Renesas Electronics website.






Figure C 64 -Pin WFLGA (PWLG0064KA-A)




Figure D 64 -Pin HWQFN (PWQN0064KC-A)