

Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Active |
| Core Processor | RXv2 |
| Core Size | 32-Bit Single-Core |
| Speed | 54MHz |
| Connectivity | EBI/EMI, I ² C, IrDA, SCI, SD/SDIO, SPI, SSI, USB OTG |
| Peripherals | DMA, LVD, POR, PWM, WDT |
| Number of I/O | 79 |
| Program Memory Size | 128KB (128K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | 8K x 8 |
| RAM Size | 32K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 5.5V |
| Data Converters | A/D 24x12b; D/A 2x12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 100-TFLGA (5.5x5.5) |
| Supplier Device Package | 100-TFLGA (5.5x5.5) |
| Purchase URL | https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f52315cdla-20 |

Table 1.1 Outline of Specifications (2/4)

| Classification | Module/Function | Description |
|-------------------------------------|--|--|
| Low power consumption | Low power consumption functions | <ul style="list-style-type: none"> Module stop function Three low power consumption modes Sleep mode, deep sleep mode, and software standby mode Low power timer that operates during the software standby state |
| | Function for lower operating power consumption | <ul style="list-style-type: none"> Operating power control modes High-speed operating mode, middle-speed operating mode, and low-speed operating mode |
| Interrupt | Interrupt controller (ICUb) | <ul style="list-style-type: none"> Interrupt vectors: 167 External interrupts: 9 (NMI, IRQ0 to IRQ7 pins) Non-maskable interrupts: 7 (NMI pin, oscillation stop detection interrupt, voltage monitoring 1 interrupt, voltage monitoring 2 interrupt, WDT interrupt, IWDT interrupt, and VBATT power monitoring interrupt) 16 levels specifiable for the order of priority |
| External bus extension | | <ul style="list-style-type: none"> The external address space can be divided into four areas (CS0 to CS3), each with independent control of access settings. Capacity of each area: 16 Mbytes (CS0 to CS3) A chip-select signal (CS0# to CS3#) can be output for each area. Each area is specifiable as an 8-bit or 16-bit bus space The data arrangement in each area is selectable as little or big endian (only for data). Bus format: Separate bus, multiplex bus Wait control Write buffer facility |
| DMA | DMA controller (DMACA) | <ul style="list-style-type: none"> 4 channels Three transfer modes: Normal transfer, repeat transfer, and block transfer Activation sources: Software trigger, external interrupts, and interrupt requests from peripheral functions |
| | Data transfer controller (DTCa) | <ul style="list-style-type: none"> Transfer modes: Normal transfer, repeat transfer, and block transfer Activation sources: Interrupts Chain transfer function |
| I/O ports | General I/O ports | <p>100-pin/64-pin/48-pin I/O: 79/43/30 (RX231 Group), 83/47/34 (RX230 Group)</p> <ul style="list-style-type: none"> Input: 1/1/1 Pull-up resistors: 79/43/30(RX231 Group), 83/47/34 (RX230 Group) Open-drain outputs: 58/34/26 5-V tolerance: 8/5/5 |
| Event link controller (ELC) | | <ul style="list-style-type: none"> Event signals of 61 types can be directly connected to the module Operations of timer modules are selectable at event input Capable of event link operation for port B and port E |
| Multi-function pin controller (MPC) | | Capable of selecting the input/output function from multiple pins |
| Timers | 16-bit timer pulse unit (TPUa) | <ul style="list-style-type: none"> (16 bits × 6 channels) × 1 unit Maximum of 16 pulse-input/output possible Select from among seven or eight counter-input clock signals for each channel Supports the input capture/output compare function Output of PWM waveforms in up to 15 phases in PWM mode Support for buffered operation, phase-counting mode (two-phase encoder input) and cascade connected operation (32 bits × 2 channels) depending on the channel. Capable of generating conversion start triggers for the A/D converters Signals from the input capture pins are input via a digital filter Clock frequency measuring method |
| | Multi-function timer pulse unit 2 (MTU2a) | <ul style="list-style-type: none"> (16 bits × 6 channels) × 1 unit Up to 16 pulse-input/output lines and three pulse-input lines are available based on the six 16-bit timer channels Select from among eight or seven counter-input clock signals for each channel (PCLK/1, PCLK/4, PCLK/16, PCLK/64, PCLK/256, PCLK/1024, MTCLKA, MTCLKB, MTCLKC, MTCLKD) other than channel 5, for which only four signals are available. Input capture function 21 output compare/input capture registers Pulse output mode Complementary PWM output mode Reset synchronous PWM mode Phase-counting mode Capable of generating conversion start triggers for the A/D converter |
| Port output enable 2 (POE2a) | | Controls the high-impedance state of the MTU's waveform output pins |
| Compare match timer (CMT) | | <ul style="list-style-type: none"> (16 bits × 2 channels) × 2 units Select from among four clock signals (PCLK/8, PCLK/32, PCLK/128, PCLK/512) |
| Watchdog timer (WDTA) | | <ul style="list-style-type: none"> 14 bits × 1 channel Select from among six counter-input clock signals (PCLK/4, PCLK/64, PCLK/128, PCLK/512, PCLK/2048, PCLK/8192) |

1.3 Block Diagram

Figure 1.2 shows a block diagram.




Figure 1.2 Block Diagram

Table 1.5 Pin Functions (4/4)

| Classifications | Pin Name | I/O | Description |
|-------------------------------|--|------------|--|
| SD host interface | SDHI_D3 to SD_D0 | I/O | SD data bus pins |
| | SDHI_CD | Input | SD card detection pin |
| | SDHI_WP | Input | SD write-protect signal |
| USB 2.0 host/ function module | VCC_USB | Input | Power supply pin for USB. Connect this pin to VCC or connect this pin to VSS via a 0.33 μ F smoothing capacitor for stabilizing the internal power supply. |
| | VSS_USB | Input | Ground pin for USB. Connect this pin to VSS. |
| | USB0_DP | I/O | D+ I/O pin of the USB on-chip transceiver. |
| | USB0_DM | I/O | D- I/O pin of the USB on-chip transceiver. |
| | USB0_VBUS | Input | USB cable connection monitor pin. |
| | USB0_EXICEN | Output | Low-power control signal for the OTG chip. |
| | USB0_VBUSEN | Output | VBUS (5 V) supply enable signal for the OTG chip. |
| | USB0_OVRCURA, USB0_OVRCURB | Input | External overcurrent detection pins. |
| | USB0_ID | Input | Mini-AB connector ID input pin during operation in OTG mode. |
| 12-bit A/D converter | AN000 to AN007, AN016 to AN031 | Input | Input pins for the analog signals to be processed by the A/D converter. |
| | ADTRG0# | Input | Input pin for the external trigger signal that start the A/D conversion. |
| 12-bit D/A converter | DA0, DA1 | Output | Analog output pins of the D/A converter. |
| Comparator B | CMPB0 to CMPB3 | Input | Input pin for the analog signal to be processed by comparator B. |
| | CVREFB0 to CVREFB3 | Input | Analog reference voltage supply pin for comparator B. |
| | CMPOB0 to CMPOB3 | Output | Output pin for comparator B. |
| CTSU | TS0 to TS9, TS12, TS13, TS15 to TS20, TS22, TS23, TS27, TS30, TS33, TS35 | Output | Electrostatic capacitance measurement pins (touch pins). |
| | TSCAP | Output | LPF connection pin. |
| Analog power supply | AVCC0 | Input | Analog voltage supply pin for the 12-bit A/D converter and D/A converter. Connect this pin to VCC when not using the 12-bit A/D converter and D/A converter. |
| | AVSS0 | Input | Analog ground pin for the 12-bit A/D converter and D/A converter. Connect this pin to VSS when not using the 12-bit A/D converter and D/A converter. |
| | VREFH0 | Input | Analog reference voltage supply pin for the 12-bit A/D converter. |
| | VREFL0 | Input | Analog reference ground pin for the 12-bit A/D converter. |
| | VREFH | Input | Analog reference voltage supply pin for the 12-bit D/A converter. |
| | VREFL | Input | Analog reference ground pin for the 12-bit D/A converter. |
| I/O ports | P03, P05, P07 | I/O | 3-bit input/output pins. |
| | P12 to P17 | I/O | 6-bit input/output pins. |
| | P20 to P27 | I/O | 8-bit input/output pins. |
| | P30 to P37 | I/O | 8-bit input/output pins (P35 input pin). |
| | P40 to P47 | I/O | 8-bit input/output pins. |
| | P50 to P55 | I/O | 6-bit input/output pins. |
| | PA0 to PA7 | I/O | 8-bit input/output pins. |
| | PB0 to PB7 | I/O | 8-bit input/output pins. |
| | PC0 to PC7 | I/O | 8-bit input/output pins. |
| | PD0 to PD7 | I/O | 8-bit input/output pins. |
| | PE0 to PE7 | I/O | 8-bit input/output pins. |
| | PH0 to PH3 | I/O | 4-bit input/output pins. |
| | PJ3 | I/O | 1-bit input/output pin. |

1.5 Pin Assignments

Figure 1.3 to Figure 1.9 show the pin assignments. Table 1.6 to Table 1.10 show the lists of pins and pin functions.




Figure 1.3 Pin Assignments of the 100-Pin TFLGA (Upper Perspective View)

(9) Floating-point status word (FPSW)

The floating-point status word (FPSW) indicates the results of floating-point operations.

When an exception handling enable bit (E_j) enables the exception handling ($E_j = 1$), the exception cause can be identified by checking the corresponding C_j flag in the exception handling routine. If the exception handling is masked ($E_j = 0$), the occurrence of exception can be checked by reading the F_j flag at the end of a series of processing. Once the F_j flag has been set to 1, this value is retained until it is cleared to 0 by software ($j = X, U, Z, O, \text{ or } V$).

2.3 Accumulator

The accumulator (ACC0 or ACC1) is a 72-bit register used for DSP instructions. The accumulator is handled as a 96-bit register for reading and writing. At this time, when bits 95 to 72 of the accumulator are read, the value where the value of bit 71 is sign extended is read. Writing to bits 95 to 72 of the accumulator is ignored. ACC0 is also used for the multiply and multiply-and-accumulate instructions; EMUL, EMULU, FMUL, MUL, and RMPA, in which case the prior value in ACC0 is modified by execution of the instruction.

Use the MVTACGU, MVTACHI, and MVTACLO instructions for writing to the accumulator. The MVTACGU, MVTACHI, and MVTACLO instructions write data to bits 95 to 64, the higher-order 32 bits (bits 63 to 32), and the lower-order 32 bits (bits 31 to 0), respectively.

Use the MVFACGU, MVFACHI, MVFACMI, and MVFACLO instructions for reading data from the accumulator. The MVFACGU, MVFACHI, MVFACMI, and MVFACLO instructions read data from the guard bits (bits 95 to 64), higher-order 32 bits (bits 63 to 32), the middle 32 bits (bits 47 to 16), and the lower-order 32 bits (bits 31 to 0), respectively.

Table 4.1 List of I/O Registers (Address Order) (7/33)

| Address | Module Symbol | Register Name | Register Symbol | Number of Bits | Access Size | Number of Access Cycles | |
|------------|---------------|---|-----------------|----------------|-------------|-------------------------|-------------|
| | | | | | | ICLK ≥ PCLK | ICLK < PCLK |
| 0008 830Dh | RIIC0 | Slave Address Register U1 | SARU1 | 8 | 8 | 2 or 3 PCLKB | 2 ICLK |
| 0008 830Eh | RIIC0 | Slave Address Register L2 | SARL2 | 8 | 8 | 2 or 3 PCLKB | 2 ICLK |
| 0008 830Fh | RIIC0 | Slave Address Register U2 | SARU2 | 8 | 8 | 2 or 3 PCLKB | 2 ICLK |
| 0008 8310h | RIIC0 | I ² C-Bus Bit Rate Low-Level Register | ICBRL | 8 | 8 | 2 or 3 PCLKB | 2 ICLK |
| 0008 8311h | RIIC0 | I ² C-Bus Bit Rate High-Level Register | ICBRH | 8 | 8 | 2 or 3 PCLKB | 2 ICLK |
| 0008 8312h | RIIC0 | I ² C-Bus Transmit Data Register | ICDRT | 8 | 8 | 2 or 3 PCLKB | 2 ICLK |
| 0008 8313h | RIIC0 | I ² C-Bus Receive Data Register | ICDRR | 8 | 8 | 2 or 3 PCLKB | 2 ICLK |
| 0008 8380h | RSPI0 | RSPI Control Register | SPCR | 8 | 8 | 2 or 3 PCLKB | 2 ICLK |
| 0008 8381h | RSPI0 | RSPI Slave Select Polarity Register | SSLP | 8 | 8 | 2 or 3 PCLKB | 2 ICLK |
| 0008 8382h | RSPI0 | RSPI Pin Control Register | SPPCR | 8 | 8 | 2 or 3 PCLKB | 2 ICLK |
| 0008 8383h | RSPI0 | RSPI Status Register | SPSR | 8 | 8 | 2 or 3 PCLKB | 2 ICLK |
| 0008 8384h | RSPI0 | RSPI Data Register | SPDR | 32 | 16, 32 | 2 or 3 PCLKB | 2 ICLK |
| 0008 8388h | RSPI0 | RSPI Sequence Control Register | SPSCR | 8 | 8 | 2 or 3 PCLKB | 2 ICLK |
| 0008 8389h | RSPI0 | RSPI Sequence Status Register | SPSSR | 8 | 8 | 2 or 3 PCLKB | 2 ICLK |
| 0008 838Ah | RSPI0 | RSPI Bit Rate Register | SPBR | 8 | 8 | 2 or 3 PCLKB | 2 ICLK |
| 0008 838Bh | RSPI0 | RSPI Data Control Register | SPDCR | 8 | 8 | 2 or 3 PCLKB | 2 ICLK |
| 0008 838Ch | RSPI0 | RSPI Clock Delay Register | SPCKD | 8 | 8 | 2 or 3 PCLKB | 2 ICLK |
| 0008 838Dh | RSPI0 | RSPI Slave Select Negation Delay Register | SSLND | 8 | 8 | 2 or 3 PCLKB | 2 ICLK |
| 0008 838Eh | RSPI0 | RSPI Next-Access Delay Register | SPND | 8 | 8 | 2 or 3 PCLKB | 2 ICLK |
| 0008 838Fh | RSPI0 | RSPI Control Register 2 | SPCR2 | 8 | 8 | 2 or 3 PCLKB | 2 ICLK |
| 0008 8390h | RSPI0 | RSPI Command Register 0 | SPCMD0 | 16 | 16 | 2 or 3 PCLKB | 2 ICLK |
| 0008 8392h | RSPI0 | RSPI Command Register 1 | SPCMD1 | 16 | 16 | 2 or 3 PCLKB | 2 ICLK |
| 0008 8394h | RSPI0 | RSPI Command Register 2 | SPCMD2 | 16 | 16 | 2 or 3 PCLKB | 2 ICLK |
| 0008 8396h | RSPI0 | RSPI Command Register 3 | SPCMD3 | 16 | 16 | 2 or 3 PCLKB | 2 ICLK |
| 0008 8398h | RSPI0 | RSPI Command Register 4 | SPCMD4 | 16 | 16 | 2 or 3 PCLKB | 2 ICLK |
| 0008 839Ah | RSPI0 | RSPI Command Register 5 | SPCMD5 | 16 | 16 | 2 or 3 PCLKB | 2 ICLK |
| 0008 839Ch | RSPI0 | RSPI Command Register 6 | SPCMD6 | 16 | 16 | 2 or 3 PCLKB | 2 ICLK |
| 0008 839Eh | RSPI0 | RSPI Command Register 7 | SPCMD7 | 16 | 16 | 2 or 3 PCLKB | 2 ICLK |
| 0008 8410h | IRDA | IrDA Control Register | IRCR | 8 | 8 | 2 or 3 PCLKB | 2 ICLK |
| 0008 8900h | POE | Input Level Control/Status Register 1 | ICSR1 | 16 | 8, 16 | 2 or 3 PCLKB | 2 ICLK |
| 0008 8902h | POE | Output Level Control/Status Register 1 | OCSR1 | 16 | 8, 16 | 2 or 3 PCLKB | 2 ICLK |
| 0008 8908h | POE | Input Level Control/Status Register 2 | ICSR2 | 16 | 8, 16 | 2 or 3 PCLKB | 2 ICLK |
| 0008 890Ah | POE | Software Port Output Enable Register | SPOER | 8 | 8 | 2 or 3 PCLKB | 2 ICLK |
| 0008 890Bh | POE | Port Output Enable Control Register 1 | POECR1 | 8 | 8 | 2 or 3 PCLKB | 2 ICLK |
| 0008 890Ch | POE | Port Output Enable Control Register 2 | POECR2 | 8 | 8 | 2 or 3 PCLKB | 2 ICLK |
| 0008 890Eh | POE | Input Level Control/Status Register 3 | ICSR3 | 16 | 8, 16 | 2 or 3 PCLKB | 2 ICLK |
| 0008 9000h | S12AD | A/D Control Register | ADCSR | 16 | 16 | 2 or 3 PCLKB | 2 ICLK |
| 0008 9004h | S12AD | A/D Channel Select Register A0 | ADANSA0 | 16 | 16 | 2 or 3 PCLKB | 2 ICLK |
| 0008 9006h | S12AD | A/D Channel Select Register A1 | ADANSA1 | 16 | 16 | 2 or 3 PCLKB | 2 ICLK |
| 0008 9008h | S12AD | A/D-Converted Value Addition/Average Function Select Register 0 | ADADS0 | 16 | 16 | 2 or 3 PCLKB | 2 ICLK |
| 0008 900Ah | S12AD | A/D-Converted Value Addition/Average Function Select Register 1 | ADADS1 | 16 | 16 | 2 or 3 PCLKB | 2 ICLK |
| 0008 900Ch | S12AD | A/D-Converted Value Addition/Average Count Select Register | ADADC | 8 | 8 | 2 or 3 PCLKB | 2 ICLK |
| 0008 900Eh | S12AD | A/D Control Extended Register | ADCER | 16 | 16 | 2 or 3 PCLKB | 2 ICLK |
| 0008 9010h | S12AD | A/D Conversion Start Trigger Select Register | ADSTRGR | 16 | 16 | 2 or 3 PCLKB | 2 ICLK |
| 0008 9012h | S12AD | A/D Conversion Extended Input Control Register | ADEXICR | 16 | 16 | 2 or 3 PCLKB | 2 ICLK |
| 0008 9014h | S12AD | A/D Channel Select Register B0 | ADANSB0 | 16 | 16 | 2 or 3 PCLKB | 2 ICLK |
| 0008 9016h | S12AD | A/D Channel Select Register B1 | ADANSB1 | 16 | 16 | 2 or 3 PCLKB | 2 ICLK |
| 0008 9018h | S12AD | A/D Data Duplication Register | ADDBLDR | 16 | 16 | 2 or 3 PCLKB | 2 ICLK |
| 0008 901Ah | S12AD | A/D Temperature Sensor Data Register | ADTSR | 16 | 16 | 2 or 3 PCLKB | 2 ICLK |
| 0008 901Ch | S12AD | A/D Internal Reference Voltage Data Register | ADOCDR | 16 | 16 | 2 or 3 PCLKB | 2 ICLK |

Table 4.1 List of I/O Registers (Address Order) (10/33)

| Address | Module Symbol | Register Name | Register Symbol | Number of Bits | Access Size | Number of Access Cycles | |
|------------|---------------|----------------------------------|-----------------|----------------|-------------|-------------------------|-------------|
| | | | | | | ICLK ≥ PCLK | ICLK < PCLK |
| 0008 A012h | SCI0 | Modulation Duty Register | MDDR | 8 | 8 | 2 or 3 PCLKB | 2 ICLK |
| 0008 A020h | SCI1 | Serial Mode Register | SMR | 8 | 8 | 2 or 3 PCLKB | 2 ICLK |
| 0008 A021h | SCI1 | Bit Rate Register | BRR | 8 | 8 | 2 or 3 PCLKB | 2 ICLK |
| 0008 A022h | SCI1 | Serial Control Register | SCR | 8 | 8 | 2 or 3 PCLKB | 2 ICLK |
| 0008 A023h | SCI1 | Transmit Data Register | TDR | 8 | 8 | 2 or 3 PCLKB | 2 ICLK |
| 0008 A024h | SCI1 | Serial Status Register | SSR | 8 | 8 | 2 or 3 PCLKB | 2 ICLK |
| 0008 A025h | SCI1 | Receive Data Register | RDR | 8 | 8 | 2 or 3 PCLKB | 2 ICLK |
| 0008 A026h | SCI1 | Smart Card Mode Register | SCMR | 8 | 8 | 2 or 3 PCLKB | 2 ICLK |
| 0008 A027h | SCI1 | Serial Extended Mode Register | SEMR | 8 | 8 | 2 or 3 PCLKB | 2 ICLK |
| 0008 A028h | SCI1 | Noise Filter Setting Register | SNFR | 8 | 8 | 2 or 3 PCLKB | 2 ICLK |
| 0008 A029h | SCI1 | I ² C Mode Register 1 | SIMR1 | 8 | 8 | 2 or 3 PCLKB | 2 ICLK |
| 0008 A02Ah | SCI1 | I ² C Mode Register 2 | SIMR2 | 8 | 8 | 2 or 3 PCLKB | 2 ICLK |
| 0008 A02Bh | SCI1 | I ² C Mode Register 3 | SIMR3 | 8 | 8 | 2 or 3 PCLKB | 2 ICLK |
| 0008 A02Ch | SCI1 | I ² C Status Register | SISR | 8 | 8 | 2 or 3 PCLKB | 2 ICLK |
| 0008 A02Dh | SCI1 | SPI Mode Register | SPMR | 8 | 8 | 2 or 3 PCLKB | 2 ICLK |
| 0008 A02Eh | SCI1 | Transmit Data Register HL | TDRHL | 16 | 16 | 4 or 5 PCLKB | 2 ICLK |
| 0008 A02Eh | SCI1 | Transmit Data Register H | TDRH | 8 | 8 | 2 or 3 PCLKB | 2 ICLK |
| 0008 A02Fh | SCI1 | Transmit Data Register L | TDRL | 8 | 8 | 2 or 3 PCLKB | 2 ICLK |
| 0008 A030h | SCI1 | Receive Data Register HL | RDRHL | 16 | 16 | 4 or 5 PCLKB | 2 ICLK |
| 0008 A030h | SCI1 | Receive Data Register H | RDRH | 8 | 8 | 2 or 3 PCLKB | 2 ICLK |
| 0008 A031h | SCI1 | Receive Data Register L | RDRL | 8 | 8 | 2 or 3 PCLKB | 2 ICLK |
| 0008 A032h | SCI1 | Modulation Duty Register | MDDR | 8 | 8 | 2 or 3 PCLKB | 2 ICLK |
| 0008 A0A0h | SCI5 | Serial Mode Register | SMR | 8 | 8 | 2 or 3 PCLKB | 2 ICLK |
| 0008 A0A1h | SCI5 | Bit Rate Register | BRR | 8 | 8 | 2 or 3 PCLKB | 2 ICLK |
| 0008 A0A2h | SCI5 | Serial Control Register | SCR | 8 | 8 | 2 or 3 PCLKB | 2 ICLK |
| 0008 A0A3h | SCI5 | Transmit Data Register | TDR | 8 | 8 | 2 or 3 PCLKB | 2 ICLK |
| 0008 A0A4h | SCI5 | Serial Status Register | SSR | 8 | 8 | 2 or 3 PCLKB | 2 ICLK |
| 0008 A0A5h | SCI5 | Receive Data Register | RDR | 8 | 8 | 2 or 3 PCLKB | 2 ICLK |
| 0008 A0A6h | SCI5 | Smart Card Mode Register | SCMR | 8 | 8 | 2 or 3 PCLKB | 2 ICLK |
| 0008 A0A7h | SCI5 | Serial Extended Mode Register | SEMR | 8 | 8 | 2 or 3 PCLKB | 2 ICLK |
| 0008 A0A8h | SCI5 | Noise Filter Setting Register | SNFR | 8 | 8 | 2 or 3 PCLKB | 2 ICLK |
| 0008 A0A9h | SCI5 | I ² C Mode Register 1 | SIMR1 | 8 | 8 | 2 or 3 PCLKB | 2 ICLK |
| 0008 A0AAh | SCI5 | I ² C Mode Register 2 | SIMR2 | 8 | 8 | 2 or 3 PCLKB | 2 ICLK |
| 0008 A0ABh | SCI5 | I ² C Mode Register 3 | SIMR3 | 8 | 8 | 2 or 3 PCLKB | 2 ICLK |
| 0008 A0ACh | SCI5 | I ² C Status Register | SISR | 8 | 8 | 2 or 3 PCLKB | 2 ICLK |
| 0008 A0ADh | SCI5 | SPI Mode Register | SPMR | 8 | 8 | 2 or 3 PCLKB | 2 ICLK |
| 0008 A0AEh | SCI5 | Transmit Data Register HL | TDRHL | 16 | 16 | 4 or 5 PCLKB | 2 ICLK |
| 0008 A0AEh | SCI5 | Transmit Data Register H | TDRH | 8 | 8 | 2 or 3 PCLKB | 2 ICLK |
| 0008 A0AFh | SCI5 | Transmit Data Register L | TDRL | 8 | 8 | 2 or 3 PCLKB | 2 ICLK |
| 0008 A0B0h | SCI5 | Receive Data Register HL | RDRHL | 16 | 16 | 4 or 5 PCLKB | 2 ICLK |
| 0008 A0B0h | SCI5 | Receive Data Register H | RDRH | 8 | 8 | 2 or 3 PCLKB | 2 ICLK |
| 0008 A0B1h | SCI5 | Receive Data Register L | RDRL | 8 | 8 | 2 or 3 PCLKB | 2 ICLK |
| 0008 A0B2h | SCI5 | Modulation Duty Register | MDDR | 8 | 8 | 2 or 3 PCLKB | 2 ICLK |
| 0008 A0C0h | SCI6 | Serial Mode Register | SMR | 8 | 8 | 2 or 3 PCLKB | 2 ICLK |
| 0008 A0C1h | SCI6 | Bit Rate Register | BRR | 8 | 8 | 2 or 3 PCLKB | 2 ICLK |
| 0008 A0C2h | SCI6 | Serial Control Register | SCR | 8 | 8 | 2 or 3 PCLKB | 2 ICLK |
| 0008 A0C3h | SCI6 | Transmit Data Register | TDR | 8 | 8 | 2 or 3 PCLKB | 2 ICLK |
| 0008 A0C4h | SCI6 | Serial Status Register | SSR | 8 | 8 | 2 or 3 PCLKB | 2 ICLK |
| 0008 A0C5h | SCI6 | Receive Data Register | RDR | 8 | 8 | 2 or 3 PCLKB | 2 ICLK |
| 0008 A0C6h | SCI6 | Smart Card Mode Register | SCMR | 8 | 8 | 2 or 3 PCLKB | 2 ICLK |
| 0008 A0C7h | SCI6 | Serial Extended Mode Register | SEMR | 8 | 8 | 2 or 3 PCLKB | 2 ICLK |
| 0008 A0C8h | SCI6 | Noise Filter Setting Register | SNFR | 8 | 8 | 2 or 3 PCLKB | 2 ICLK |

Table 4.1 List of I/O Registers (Address Order) (21/33)

| Address | Module Symbol | Register Name | Register Symbol | Number of Bits | Access Size | Number of Access Cycles | |
|------------|---------------|-----------------------------------|-----------------|----------------|-------------|-------------------------|--|
| | | | | | | ICLK ≥ PCLK | ICLK < PCLK |
| 000A 0008h | USB0 | Device State Control Register 0 | DVSTCTRL0 | 16 | 16 | 9 PCLKB or more | Rounded up to the nearest integer greater than $1 + 9 \times (\text{frequency ratio of ICLK/PCLKB})^2$ |
| 000A 0014h | USB0 | CFIFO Port Register | CFIFO | 16 | 16 | 3, 4 PCLKB | 2 ICLK |
| 000A 0018h | USB0 | D0FIFO Port Register | D0FIFO | 16 | 16 | 3, 4 PCLKB | 2 ICLK |
| 000A 001Ch | USB0 | D1FIFO Port Register | D1FIFO | 16 | 16 | 3, 4 PCLKB | 2 ICLK |
| 000A 0020h | USB0 | CFIFO Port Select Register | CFIFOSEL | 16 | 16 | 3, 4 PCLKB | 2 ICLK |
| 000A 0022h | USB0 | CFIFO Port Control Register | CFIFOCTR | 16 | 16 | 3, 4 PCLKB | 2 ICLK |
| 000A 0028h | USB0 | D0FIFO Port Select Register | D0FIFOSEL | 16 | 16 | 3, 4 PCLKB | 2 ICLK |
| 000A 002Ah | USB0 | D0FIFO Port Control Register | D0FIFOCTR | 16 | 16 | 3, 4 PCLKB | 2 ICLK |
| 000A 002Ch | USB0 | D1FIFO Port Select Register | D1FIFOSEL | 16 | 16 | 3, 4 PCLKB | 2 ICLK |
| 000A 002Eh | USB0 | D1FIFO Port Control Register | D1FIFOCTR | 16 | 16 | 3, 4 PCLKB | 2 ICLK |
| 000A 0030h | USB0 | Interrupt Enable Register 0 | INTENB0 | 16 | 16 | 9 PCLKB or more | Frequency with $1 + 9 \times (\text{frequency ratio of ICLK/PCLKB})^2$ |
| 000A 0032h | USB0 | Interrupt Enable Register 1 | INTENB1 | 16 | 16 | 9 PCLKB or more | Frequency with $1 + 9 \times (\text{frequency ratio of ICLK/PCLKB})^2$ |
| 000A 0036h | USB0 | BRDY Interrupt Enable Register | BRDYENB | 16 | 16 | 9 PCLKB or more | Frequency with $1 + 9 \times (\text{frequency ratio of ICLK/PCLKB})^2$ |
| 000A 0038h | USB0 | NRDY Interrupt Enable Register | NRDYENB | 16 | 16 | 9 PCLKB or more | Frequency with $1 + 9 \times (\text{frequency ratio of ICLK/PCLKB})^2$ |
| 000A 003Ah | USB0 | BEMP Interrupt Enable Register | BEMPENB | 16 | 16 | 9 PCLKB or more | Frequency with $1 + 9 \times (\text{frequency ratio of ICLK/PCLKB})^2$ |
| 000A 003Ch | USB0 | SOF Output Configuration Register | SOFCFG | 16 | 16 | 9 PCLKB or more | Frequency with $1 + 9 \times (\text{frequency ratio of ICLK/PCLKB})^2$ |
| 000A 0040h | USB0 | Interrupt Status Register 0 | INTSTS0 | 16 | 16 | 9 PCLKB or more | Frequency with $1 + 9 \times (\text{frequency ratio of ICLK/PCLKB})^2$ |
| 000A 0042h | USB0 | Interrupt Status Register 1 | INTSTS1 | 16 | 16 | 9 PCLKB or more | Frequency with $1 + 9 \times (\text{frequency ratio of ICLK/PCLKB})^2$ |
| 000A 0046h | USB0 | BRDY Interrupt Status Register | BRDYSTS | 16 | 16 | 9 PCLKB or more | Frequency with $1 + 9 \times (\text{frequency ratio of ICLK/PCLKB})^2$ |
| 000A 0048h | USB0 | NRDY Interrupt Status Register | NRDYSTS | 16 | 16 | 9 PCLKB or more | Frequency with $1 + 9 \times (\text{frequency ratio of ICLK/PCLKB})^2$ |
| 000A 004Ah | USB0 | BEMP Interrupt Status Register | BEMPSTS | 16 | 16 | 9 PCLKB or more | Frequency with $1 + 9 \times (\text{frequency ratio of ICLK/PCLKB})^2$ |
| 000A 004Ch | USB0 | Frame Number Register | FRMNUM | 16 | 16 | 9 PCLKB or more | Frequency with $1 + 9 \times (\text{frequency ratio of ICLK/PCLKB})^2$ |
| 000A 0054h | USB0 | USB Request Type Register | USBREQ | 16 | 16 | 9 PCLKB or more | Frequency with $1 + 9 \times (\text{frequency ratio of ICLK/PCLKB})^2$ |
| 000A 0056h | USB0 | USB Request Value Register | USBVAL | 16 | 16 | 9 PCLKB or more | Frequency with $1 + 9 \times (\text{frequency ratio of ICLK/PCLKB})^2$ |
| 000A 0058h | USB0 | USB Request Index Register | USBINDX | 16 | 16 | 9 PCLKB or more | Frequency with $1 + 9 \times (\text{frequency ratio of ICLK/PCLKB})^2$ |
| 000A 005Ah | USB0 | USB Request Length Register | USBLENG | 16 | 16 | 9 PCLKB or more | Frequency with $1 + 9 \times (\text{frequency ratio of ICLK/PCLKB})^2$ |
| 000A 005Ch | USB0 | DCP Configuration Register | DCPCFG | 16 | 16 | 9 PCLKB or more | Frequency with $1 + 9 \times (\text{frequency ratio of ICLK/PCLKB})^2$ |
| 000A 005Eh | USB0 | DCP Maximum Packet Size Register | DCPMAXP | 16 | 16 | 9 PCLKB or more | Frequency with $1 + 9 \times (\text{frequency ratio of ICLK/PCLKB})^2$ |

Table 4.1 List of I/O Registers (Address Order) (23/33)

| Address | Module Symbol | Register Name | Register Symbol | Number of Bits | Access Size | Number of Access Cycles | |
|------------|---------------|--|-----------------|----------------|-------------|-------------------------|--|
| | | | | | | ICLK ≥ PCLK | ICLK < PCLK |
| 000A 00B0h | USB0 | BC Control Register 0 | USBBCCTRL0 | 16 | 16 | 9 PCLKB or more | Frequency with 1 + 9 × (frequency ratio of ICLK/PCLKB) ^{*2} |
| 000A 00CCh | USB0 | USB Module Control Register | USBMC | 16 | 16 | 9 PCLKB or more | Frequency with 1 + 9 × (frequency ratio of ICLK/PCLKB) ^{*2} |
| 000A 00D0h | USB0 | Device Address 0 Configuration Register | DEVADD0 | 16 | 16 | 9 PCLKB or more | Frequency with 1 + 9 × (frequency ratio of ICLK/PCLKB) ^{*2} |
| 000A 00D2h | USB0 | Device Address 1 Configuration Register | DEVADD1 | 16 | 16 | 9 PCLKB or more | Frequency with 1 + 9 × (frequency ratio of ICLK/PCLKB) ^{*2} |
| 000A 00D4h | USB0 | Device Address 2 Configuration Register | DEVADD2 | 16 | 16 | 9 PCLKB or more | Frequency with 1 + 9 × (frequency ratio of ICLK/PCLKB) ^{*2} |
| 000A 00D6h | USB0 | Device Address 3 Configuration Register | DEVADD3 | 16 | 16 | 9 PCLKB or more | Frequency with 1 + 9 × (frequency ratio of ICLK/PCLKB) ^{*2} |
| 000A 00D8h | USB0 | Device Address 4 Configuration Register | DEVADD4 | 16 | 16 | 9 PCLKB or more | Frequency with 1 + 9 × (frequency ratio of ICLK/PCLKB) ^{*2} |
| 000A 00DAh | USB0 | Device Address 5 Configuration Register | DEVADD5 | 16 | 16 | 9 PCLKB or more | Frequency with 1 + 9 × (frequency ratio of ICLK/PCLKB) ^{*2} |
| 000A 0900h | CTSU | CTSU Control Register 0 | CTSUCR0 | 8 | 8 | 2 or 3 PCLKB | 2 ICLK |
| 000A 0901h | CTSU | CTSU Control Register 1 | CTSUCR1 | 8 | 8 | 2 or 3 PCLKB | 2 ICLK |
| 000A 0902h | CTSU | CTSU Synchronous Noise Reduction Setting Register | CTSUSDPRS | 8 | 8 | 2 or 3 PCLKB | 2 ICLK |
| 000A 0903h | CTSU | CTSU Sensor Stabilization Wait Control Register | CTSUSST | 8 | 8 | 2 or 3 PCLKB | 2 ICLK |
| 000A 0904h | CTSU | CTSU Measurement Channel Register 0 | CTSUMCH0 | 8 | 8 | 2 or 3 PCLKB | 2 ICLK |
| 000A 0905h | CTSU | CTSU Measurement Channel Register 1 | CTSUMCH1 | 8 | 8 | 2 or 3 PCLKB | 2 ICLK |
| 000A 0906h | CTSU | CTSU Channel Enable Control Register 0 | CTSUCHAC0 | 8 | 8 | 2 or 3 PCLKB | 2 ICLK |
| 000A 0907h | CTSU | CTSU Channel Enable Control Register 1 | CTSUCHAC1 | 8 | 8 | 2 or 3 PCLKB | 2 ICLK |
| 000A 0908h | CTSU | CTSU Channel Enable Control Register 2 | CTSUCHAC2 | 8 | 8 | 2 or 3 PCLKB | 2 ICLK |
| 000A 0909h | CTSU | CTSU Channel Enable Control Register 3 | CTSUCHAC3 | 8 | 8 | 2 or 3 PCLKB | 2 ICLK |
| 000A 090Ah | CTSU | CTSU Channel Enable Control Register 4 | CTSUCHAC4 | 8 | 8 | 2 or 3 PCLKB | 2 ICLK |
| 000A 090Bh | CTSU | CTSU Channel Transmit/Receive Control Register 0 | CTSUCHTRC0 | 8 | 8 | 2 or 3 PCLKB | 2 ICLK |
| 000A 090Ch | CTSU | CTSU Channel Transmit/Receive Control Register 1 | CTSUCHTRC1 | 8 | 8 | 2 or 3 PCLKB | 2 ICLK |
| 000A 090Dh | CTSU | CTSU Channel Transmit/Receive Control Register 2 | CTSUCHTRC2 | 8 | 8 | 2 or 3 PCLKB | 2 ICLK |
| 000A 090Eh | CTSU | CTSU Channel Transmit/Receive Control Register 3 | CTSUCHTRC3 | 8 | 8 | 2 or 3 PCLKB | 2 ICLK |
| 000A 090Fh | CTSU | CTSU Channel Transmit/Receive Control Register 4 | CTSUCHTRC4 | 8 | 8 | 2 or 3 PCLKB | 2 ICLK |
| 000A 0910h | CTSU | CTSU High-Pass Noise Reduction Control Register | CTSUDCLKC | 8 | 8 | 2 or 3 PCLKB | 2 ICLK |
| 000A 0911h | CTSU | CTSU Status Register | CTSUST | 8 | 8 | 2 or 3 PCLKB | 2 ICLK |
| 000A 0912h | CTSU | CTSU High-Pass Noise Reduction Spectrum Diffusion Control Register | CTSUSSC | 16 | 16 | 2 or 3 PCLKB | 2 ICLK |
| 000A 0914h | CTSU | CTSU Sensor Offset Register 0 | CTSUSO0 | 16 | 16 | 2 or 3 PCLKB | 2 ICLK |
| 000A 0916h | CTSU | CTSU Sensor Offset Register 1 | CTSUSO1 | 16 | 16 | 2 or 3 PCLKB | 2 ICLK |
| 000A 0918h | CTSU | CTSU Sensor Counter | CTSUSC | 16 | 16 | 2 or 3 PCLKB | 2 ICLK |
| 000A 091Ah | CTSU | CTSU Reference Counter | CTSURC | 16 | 16 | 2 or 3 PCLKB | 2 ICLK |
| 000A 091Ch | CTSU | CTSU Error Status Register | CTSUERRS | 16 | 16 | 2 or 3 PCLKB | 2 ICLK |
| 000A 8300h | RSCAN0 | Bit Configuration Register L | CFG0 | 16 | 16 | 2 or 3 PCLKB | 2 ICLK |
| 000A 8302h | RSCAN0 | Bit Configuration Register H | CFGH | 16 | 16 | 2 or 3 PCLKB | 2 ICLK |
| 000A 8304h | RSCAN0 | Control Register L | CTRL | 16 | 16 | 2 or 3 PCLKB | 2 ICLK |
| 000A 8306h | RSCAN0 | Control Register H | CTR0 | 16 | 16 | 2 or 3 PCLKB | 2 ICLK |
| 000A 8308h | RSCAN0 | Status Register L | STSL | 16 | 16 | 2 or 3 PCLKB | 2 ICLK |
| 000A 830Ah | RSCAN0 | Status Register H | STSH | 16 | 16 | 2 or 3 PCLKB | 2 ICLK |
| 000A 830Ch | RSCAN0 | Error Flag Register L | ERFL0 | 16 | 16 | 2 or 3 PCLKB | 2 ICLK |
| 000A 830Eh | RSCAN0 | Error Flag Register H | ERFLH | 16 | 16 | 2 or 3 PCLKB | 2 ICLK |
| 000A 8322h | RSCAN | Global Configuration Register L | GCFG0 | 16 | 16 | 2 or 3 PCLKB | 2 ICLK |
| 000A 8324h | RSCAN | Global Configuration Register H | GCFGH | 16 | 16 | 2 or 3 PCLKB | 2 ICLK |

Table 5.7 DC Characteristics (5)Conditions: $1.8 \text{ V} \leq \text{VCC} = \text{VCC_USB} = \text{AVCC0} \leq 5.5 \text{ V}$, $\text{VSS} = \text{AVSS0} = \text{VSS_USB} = 0 \text{ V}$, $T_a = -40 \text{ to } +105^\circ\text{C}$

| Item | | | | Symbol | Typ. *4 | Max. | Unit | Test Conditions | |
|--------------------------------|------------------------------|------------------------------|--|------------------------------|-----------------|------|------|--------------------|--|
| Supply current *1 | High-speed operating mode | Normal operating mode | No peripheral operation*2 | ICLK = 54 MHz | I _{CC} | 6.5 | — | mA | |
| | | | | ICLK = 32 MHz | | 4.1 | — | | |
| | | | | ICLK = 16 MHz | | 2.9 | — | | |
| | | | | ICLK = 8 MHz | | 2.2 | — | | |
| | | | | ICLK = 4 MHz | | 1.9 | — | | |
| | | | All peripheral operation: Normal | ICLK = 54 MHz*11 | | 26.5 | — | | |
| | | | | ICLK = 32 MHz*3 | | 21.0 | — | | |
| | | | | ICLK = 16 MHz*3 | | 11.8 | — | | |
| | | | | ICLK = 8 MHz*3 | | 6.6 | — | | |
| | | | | ICLK = 4 MHz*3 | | 4.2 | — | | |
| | | | All peripheral operation: Max. | ICLK = 54 MHz*11 | — | 53.3 | — | | |
| | | | | ICLK = 32 MHz*3 | | 40.8 | — | | |
| | | | Increase due to operation of the Trusted Secure IP | PCLKB = 32 MHz | — | 2 | — | | |
| | | | Sleep mode | No peripheral operation*2 | | 3.5 | — | | |
| | | | | | | 2.4 | — | | |
| | | | | | | 1.9 | — | | |
| | | | | | | 1.6 | — | | |
| | | | | | | 1.5 | — | | |
| | | | All peripheral operation: Normal | ICLK = 54 MHz*11 | — | 13.4 | — | | |
| | | | | ICLK = 32 MHz*3 | | 12.5 | — | | |
| | | | | ICLK = 16 MHz*3 | | 7.3 | — | | |
| | | | | ICLK = 8 MHz*3 | | 4.6 | — | | |
| | | | | ICLK = 4 MHz*3 | | 3.3 | — | | |
| | | | Deep sleep mode | No peripheral operation*2 | — | 2.3 | — | | |
| | | | | | | 1.5 | — | | |
| | | | | | | 1.3 | — | | |
| | | | | | | 1.2 | — | | |
| | | | | | | 1.1 | — | | |
| | | | All peripheral operation: Normal | ICLK = 54 MHz*11 | — | 10.6 | — | | |
| | | | | ICLK = 32 MHz*3 | | 9.9 | — | | |
| | | | | ICLK = 16 MHz*3 | | 5.9 | — | | |
| | | | | ICLK = 8 MHz*3 | | 3.8 | — | | |
| | | | | ICLK = 4 MHz*3 | | 2.7 | — | | |
| | | | Increase during BGO operation*5 | | | | 2.5 | — | |
| Middle-speed operating mode | Normal operating mode | No peripheral operation*6 | ICLK = 12 MHz | I _{CC} | 2.7 | — | mA | | |
| | | | ICLK = 8 MHz | | 1.8 | — | | | |
| | | | ICLK = 4 MHz | | 1.4 | — | | | |
| | | | ICLK = 1 MHz | | 1.1 | — | | | |
| | | | All peripheral operation: Normal*7 | ICLK = 12 MHz | 9.6 | — | | | |
| | | | | ICLK = 8 MHz | 6.2 | — | | | |
| | | | | ICLK = 4 MHz | 3.8 | — | | | |
| | | | | ICLK = 1 MHz | 2.3 | — | | | |




Figure 5.2 Voltage Dependency in Middle-Speed Operating Mode (Reference Data)

5.2.2 Normal I/O Pin Output Characteristics (2)

Figure 5.13 to Figure 5.17 show the characteristics when high-drive output is selected by the drive capacity control register.




Figure 5.13 V_{OH}/V_{OL} and I_{OH}/I_{OL} Voltage Characteristics at $T_a = 25^\circ\text{C}$ When High-Drive Output is Selected (Reference Data)




Figure 5.14 V_{OH}/V_{OL} and I_{OH}/I_{OL} Temperature Characteristics at $VCC = 1.8\text{ V}$ When High-Drive Output is Selected (Reference Data)




Figure 5.15 V_{OH}/V_{OL} and I_{OH}/I_{OL} Temperature Characteristics at VCC = 2.7 V When High-Drive Output is Selected (Reference Data)




Figure 5.16 V_{OH}/V_{OL} and I_{OH}/I_{OL} Temperature Characteristics at VCC = 3.3 V When High-Drive Output is Selected (Reference Data)

Table 5.23 Operating Frequency Value (Low-Speed Operating Mode)Conditions: $1.8 \text{ V} \leq \text{VCC} = \text{VCC_USB} = \text{AVCC0} \leq 5.5 \text{ V}$, $\text{VSS} = \text{AVSS0} = \text{VREFL0} = \text{VSS_USB} = 0 \text{ V}$, $T_a = -40 \text{ to } +105^\circ\text{C}$

| Item | Symbol | VCC | | | Unit | |
|---|---|---|---|--|------|--|
| | | $1.8 \text{ V} \leq \text{VCC} < 2.4 \text{ V}$ | $2.4 \text{ V} \leq \text{VCC} < 2.7 \text{ V}$ | $2.7 \text{ V} \leq \text{VCC} \leq 5.5 \text{ V}$ | | |
| Maximum operating frequency ^{*3} | System clock (ICLK) | f_{\max} | 32.768 | | | |
| | FlashIF clock (FCLK) ^{*1} | | 32.768 | | | |
| | Peripheral module clock (PCLKA) | | 32.768 | | | |
| | Peripheral module clock (PCLKB) | | 32.768 | | | |
| | Peripheral module clock (PCLKD) ^{*2} | | 32.768 | | | |
| | External bus clock (BCLK) | | 32.768 | | | |
| | BCLK pin output | | 32.768 | | | |

Note 1. Programming and erasing the flash memory is impossible.

Note 2. The A/D converter cannot be used.

Note 3. The maximum operating frequency listed above does not include errors of the external oscillator. For details on the range for the guaranteed operation, see Table 5.26, Clock Timing.

Table 5.24 BCLK Clock Timing (1)Conditions: $2.7 \text{ V} \leq \text{VCC} = \text{VCC_USB} = \text{AVCC0} \leq 5.5 \text{ V}$, $\text{VSS} = \text{AVSS0} = \text{VREFL0} = \text{VSS_USB} = 0 \text{ V}$, $f_{\text{BCLK}} \leq 32 \text{ MHz}$ (BCLK pin output frequency $\leq 16 \text{ MHz}$), $T_a = -40 \text{ to } +105^\circ\text{C}$

| Item | Symbol | Min. | Typ. | Max. | Unit | Test Conditions |
|----------------------------------|-------------------|------|------|------|------|-----------------|
| BCLK pin output cycle time | t_{Bcyc} | 62.5 | — | — | ns | Figure 5.22 |
| BCLK pin output high pulse width | t_{CH} | 15 | — | — | ns | |
| BCLK pin output low pulse width | t_{CL} | 15 | — | — | ns | |
| BCLK pin output rise time | t_{Cr} | — | — | 12 | ns | |
| BCLK pin output fall time | t_{Cf} | — | — | 12 | ns | |

Table 5.25 BCLK Clock Timing (2)Conditions: $1.8 \text{ V} \leq \text{VCC} = \text{VCC_USB} = \text{AVCC0} < 2.7 \text{ V}$, $\text{VSS} = \text{AVSS0} = \text{VREFL0} = \text{VSS_USB} = 0 \text{ V}$, $f_{\text{BCLK}} \leq 16 \text{ MHz}$ (BCLK pin output frequency $\leq 8 \text{ MHz}$), $T_a = -40 \text{ to } +105^\circ\text{C}$

| Item | Symbol | Min. | Typ. | Max. | Unit | Test Conditions |
|----------------------------------|-------------------|------|------|------|------|-----------------|
| BCLK pin output cycle time | t_{Bcyc} | 125 | — | — | ns | Figure 5.22 |
| BCLK pin output high pulse width | t_{CH} | 30 | — | — | ns | |
| BCLK pin output low pulse width | t_{CL} | 30 | — | — | ns | |
| BCLK pin output rise time | t_{Cr} | — | — | 25 | ns | |
| BCLK pin output fall time | t_{Cf} | — | — | 25 | ns | |

5.3.4 Control Signal Timing

Table 5.33 Control Signal TimingConditions: $1.8 \text{ V} \leq \text{VCC} = \text{VCC_USB} = \text{AVCC0} \leq 5.5 \text{ V}$, $\text{VSS} = \text{AVSS0} = \text{VSS_USB} = 0 \text{ V}$, $T_a = -40 \text{ to } +105^\circ\text{C}$

| Item | Symbol | Min. | Typ. | Max. | Unit | Test Conditions | |
|-----------------|-------------------|----------------------------|------|------|------|---|---------------------------------|
| NMI pulse width | t _{NMIW} | 200 | — | — | ns | NMI digital filter is disabled (NMIFLTE.NFLTEN = 0) | t _{Pcyc} × 2 ≤ 200 ns |
| | | t _{Pcyc} × 2*1 | — | — | | | t _{Pcyc} × 2 > 200 ns |
| | | 200 | — | — | | NMI digital filter is enabled (NMIFLTE.NFLTEN = 1) | t _{NMICK} × 3 ≤ 200 ns |
| | | t _{NMICK} × 3.5*2 | — | — | | | t _{NMICK} × 3 > 200 ns |
| IRQ pulse width | t _{IRQW} | 200 | — | — | ns | IRQ digital filter is disabled (IRQFLTE0.FLTENi = 0) | t _{Pcyc} × 2 ≤ 200 ns |
| | | t _{Pcyc} × 2*1 | — | — | | | t _{Pcyc} × 2 > 200 ns |
| | | 200 | — | — | | IRQ digital filter is enabled (IRQFLTE0.FLTENi = 1) | t _{IRQCK} × 3 ≤ 200 ns |
| | | t _{IRQCK} × 3.5*3 | — | — | | | t _{IRQCK} × 3 > 200 ns |

Note: 200 ns minimum in software standby mode.



Note 1. t_{Pcyc} indicates the cycle of PCLKB.Note 2. t_{NMICK} indicates the cycle of the NMI digital filter sampling clock.Note 3. t_{IRQCK} indicates the cycle of the IRQ*i* digital filter sampling clock (i = 0 to 7).**Figure 5.36 NMI Interrupt Input Timing****Figure 5.37 IRQ Interrupt Input Timing**

Table 5.39 Timing of On-Chip Peripheral Modules (2)

Conditions: $1.8 \text{ V} \leq \text{VCC} = \text{VCC_USB} = \text{AVCC0} \leq 5.5 \text{ V}$, $\text{VSS} = \text{AVSS0} = \text{VSS_USB} = 0 \text{ V}$, $T_a = -40 \text{ to } +105^\circ\text{C}$, $C = 30 \text{ pF}$, when high-drive output is selected by the drive capacity control register

| Item | | | Symbol | Min. | Max. | Unit | Test Conditions |
|------------------------------------|-------------------|---|----------------------|---|--|-----------------|----------------------------------|
| RSPI | RSPCK clock cycle | Master | t_{SPCyc} | 2 | 4096 | t_{Pcyc}^{*1} | Figure 5.54 |
| | | Slave | | 8 | 4096 | | |
| RSPCK clock high pulse width | Master | | t_{SPCKWH} | $(t_{SPCyc} - t_{SPCKr} - t_{SPCKf})/2 - 3$ | — | ns | |
| | | Slave | | $(t_{SPCyc} - t_{SPCKr} - t_{SPCKf})/2$ | — | | |
| RSPCK clock low pulse width | Master | | t_{SPCKWL} | $(t_{SPCyc} - t_{SPCKr} - t_{SPCKf})/2 - 3$ | — | ns | |
| | | Slave | | $(t_{SPCyc} - t_{SPCKr} - t_{SPCKf})/2$ | — | | |
| RSPCK clock rise/fall time | Output | 2.7 V or above | t_{SPCKr} | — | 10 | ns | Figure 5.55 to Figure 5.58 |
| | | 1.8 V or above | | — | 15 | | |
| | Input | | | — | 1 | μs | |
| Data input setup time | Master | 2.7 V or above | t_{SU} | 10 | — | ns | Figure 5.55 to Figure 5.58 |
| | | 1.8 V or above | | 30 | — | | |
| | Slave | | | $25 - t_{Pcyc}$ | — | | |
| Data input hold time | Master | RSPCK set to a division ratio other than PCLKB divided by 2 | t_H | t_{Pcyc} | — | ns | |
| | | RSPCK set to PCLKB divided by 2 | t_{HF} | 0 | — | | |
| | Slave | | t_H | $20 + 2 \times t_{Pcyc}$ | — | | |
| SSL setup time | Master | | t_{LEAD} | $-30 + N^*2 \times t_{SPCyc}$ | — | ns | |
| | Slave | | | 2 | — | | |
| SSL hold time | Master | | t_{LAG} | $-30 + N^*3 \times t_{SPCyc}$ | — | ns | |
| | Slave | | | 2 | — | | |
| Data output delay time | Master | 2.7 V or above | t_{OD} | — | 14 | ns | |
| | | 1.8 V or above | | — | 30 | | |
| | Slave | 2.7 V or above | | — | $3 \times t_{Pcyc} + 65$ | | |
| | | 1.8 V or above | | — | $3 \times t_{Pcyc} + 105$ | | |
| Data output hold time | Master | | t_{OH} | 0 | — | ns | |
| | Slave | | | 0 | — | | |
| Successive transmission delay time | Master | | t_{TD} | $t_{SPCyc} + 2 \times t_{Pcyc}$ | $8 \times t_{SPCyc} + 2 \times t_{Pcyc}$ | ns | |
| | Slave | | | $4 \times t_{Pcyc}$ | — | | |
| MOSI and MISO rise/fall time | Output | 2.7 V or above | t_{Dr}, t_{Df} | — | 10 | ns | |
| | | 1.8 V or above | | — | 15 | | |
| | Input | | | — | 1 | μs | |
| SSL rise/fall time | Output | 2.7 V or above | t_{SSLr}, t_{SSLf} | — | 10 | ns | |
| | | 1.8 V or above | | — | 15 | | |
| | Input | | | — | 1 | μs | |
| Slave access time | | 2.7 V or above | t_{SA} | — | 6 | t_{Pcyc} | Figure 5.57, Figure 5.58 |
| | | 1.8 V or above | | — | 7 | | |
| Slave output release time | | 2.7 V or above | t_{REL} | — | 5 | t_{Pcyc} | |
| | | 1.8 V or above | | — | 6 | | |

Note 1. t_{Pcyc} : PCLK cycle

Note 2. N: An integer from 1 to 8 that can be set by the RSPI clock delay register (SPCKD)

Note 3. N: An integer from 1 to 8 that can be set by the RSPI slave select negation delay register (SSLND)

Table 5.42 Timing of On-Chip Peripheral Modules (5)

Conditions: $2.7 \text{ V} \leq \text{VCC} = \text{VCC_USB} = \text{AVCC0} \leq 5.5 \text{ V}$, $\text{VSS} = \text{AVSS0} = \text{VSS_USB} = 0 \text{ V}$, $f_{\text{PCLKB}} \leq 32 \text{ MHz}$, $T_a = -40 \text{ to } +105^\circ\text{C}$

| Item | | Symbol | Min.*1 | Max. | Unit | Test Conditions |
|--|------------------------------|------------|--------|----------------------------|------|-----------------|
| Simple I ² C (Standard mode) | SDA rise time | t_{Sr} | — | 1000 | ns | Figure 5.59 |
| | SDA fall time | t_{Sf} | — | 300 | ns | |
| | SDA spike pulse removal time | t_{SP} | 0 | $4 \times t_{\text{Pcyc}}$ | ns | |
| | Data setup time | t_{SDAS} | 250 | — | ns | |
| | Data hold time | t_{SDAH} | 0 | — | ns | |
| | SCL, SDA capacitive load | C_b | — | 400 | pF | |
| Simple I ² C (Fast mode) | SDA rise time | t_{Sr} | — | 300 | ns | Figure 5.59 |
| | SDA fall time | t_{Sf} | — | 300 | ns | |
| | SDA spike pulse removal time | t_{SP} | 0 | $4 \times t_{\text{Pcyc}}$ | ns | |
| | Data setup time | t_{SDAS} | 100 | — | ns | |
| | Data hold time | t_{SDAH} | 0 | — | ns | |
| | SCL, SDA capacitive load | C_b | — | 400 | pF | |

Note: t_{Pcyc} : PCLK cycle

Note 1. C_b is the total capacitance of the bus lines.

Table 5.43 Timing of On-Chip Peripheral Modules (6)

Conditions: $1.8 \text{ V} \leq \text{VCC} = \text{VCC_USB} = \text{AVCC0} \leq 5.5 \text{ V}$, $\text{VSS} = \text{AVSS0} = \text{VSS_USB} = 0 \text{ V}$, $f_{\text{PCLKB}} \leq 32 \text{ MHz}$, $T_a = -40 \text{ to } +105^\circ\text{C}$

| Item | | Symbol | Min. | Max. | Unit | Test Conditions | |
|------|---------------------------------------|--------------------|------|------|--------|----------------------------|--|
| SSI | AUDIO_MCLK input frequency | t_{AUDIO} | 1 | 25 | MHz | Figure 5.60 | |
| | 2.7 V or above | 1 | 4 | | | | |
| | 1.8 V or above | | | | | | |
| | Output clock cycle | t_O | 250 | — | ns | | |
| | Input clock cycle | t_I | 250 | — | ns | | |
| | Clock high level | t_{HC} | 0.4 | 0.6 | to, ti | | |
| | Clock low level | t_{LC} | 0.4 | 0.6 | to, ti | | |
| | Clock rise time | t_{RC} | — | 20 | ns | | |
| | Data delay time | t_{DTR} | — | 65 | ns | Figure 5.61 Figure 5.62 | |
| | | | — | 105 | | | |
| | Setup time | t_{SR} | 65 | — | ns | | |
| | | | 90 | — | | | |
| | Hold time | t_{HTR} | 40 | — | ns | | |
| | WS changing edge SSIDATA output delay | t_{DTRW} | — | 105 | ns | Figure 5.63 | |

Table 5.50 A/D Conversion Characteristics (5)

Conditions: $1.8V \leq VCC = VCC_USB = AVCC0 \leq 5.5V$, $1.8V \leq VREFH0 \leq AVCC0$, $VSS = AVSS0 = VSS_USB = 0V$, reference voltage = VREFH0 selected, $Ta = -40$ to $+105^{\circ}C$

| Item | Min. | Typ. | Max. | Unit | Test Conditions |
|--|----------------|-------|------|------|---|
| Frequency | 1 | — | 8 | MHz | |
| Resolution | — | — | 12 | Bit | |
| Conversion time* ¹ (Operation at PCLKD = 8 MHz) | 6.75 | — | — | μs | High-precision channel The ADCSR.ADHSC bit is 1 The ADSSTRn register is 0Dh |
| | 10.13 | — | — | | Normal-precision channel The ADCSR.ADHSC bit is 1 The ADSSTRn register is 28h |
| Analog input capacitance | C _s | — | 15 | pF | Pin capacitance included Figure 5.68 |
| Analog input resistance | R _s | — | 2.5 | kΩ | Figure 5.68 |
| Offset error | — | ±1 | ±7.5 | LSB | |
| Full-scale error | — | ±1.5 | ±7.5 | LSB | |
| Quantization error | — | ±0.5 | — | LSB | |
| Absolute accuracy | — | ±3.0 | ±8.0 | LSB | |
| DNL differential non-linearity error | — | ±1.0 | — | LSB | |
| INL integral non-linearity error | — | ±1.25 | ±3.0 | LSB | |

Note: The characteristics apply when no pin functions other than A/D converter input are used. Absolute accuracy includes quantization errors. Offset error, full-scale error, DNL differential non-linearity error, and INL integral non-linearity error do not include quantization errors.

Note 1. The conversion time is the sum of the sampling time and the comparison time. As the test conditions, the number of sampling states is indicated.

Table 5.51 A/D Converter Channel Classification

| Classification | Channel | Conditions | Remarks |
|--|----------------------------|----------------------|---|
| High-precision channel | AN000 to AN007 | AVCC0 = 1.8 to 5.5 V | Pins AN000 to AN007 cannot be used as digital outputs when the A/D converter is in use. |
| Normal-precision channel | AN016 to AN031 | | |
| Internal reference voltage input channel | Internal reference voltage | AVCC0 = 2.0 to 5.5 V | |
| Temperature sensor input channel | Temperature sensor output | AVCC0 = 2.0 to 5.5 V | |


**Figure 5.68 Equivalent Circuit**

Table 5.59 Characteristics of Power-On Reset Circuit and Voltage Detection Circuit (2)Conditions: $1.8 \text{ V} \leq \text{VCC0} = \text{VCC_USB} = \text{AVCC0} \leq 5.5 \text{ V}$, $\text{VSS} = \text{AVSS0} = \text{VSS_USB} = 0 \text{ V}$, $T_a = -40 \text{ to } +105^\circ\text{C}$

| Item | Symbol | Min. | Typ. | Max. | Unit | Test Conditions |
|---|--|-------------------|------|------|------|---|
| Wait time after power-on reset cancellation | At normal startup* ¹ | t _{POR} | — | 9.1 | — | Figure 5.74 |
| | During fast startup time* ² | t _{POR} | — | 1.6 | — | |
| Wait time after voltage monitoring 0 reset cancellation | Power-on voltage monitoring 0 reset disabled* ¹ | t _{LVD0} | — | 568 | — | Figure 5.75 |
| | Power-on voltage monitoring 0 reset enabled* ² | | — | 100 | — | |
| Wait time after voltage monitoring 1 reset cancellation | t _{LVD1} | — | 100 | — | μs | Figure 5.76 |
| Wait time after voltage monitoring 2 reset cancellation | t _{LVD2} | — | 100 | — | μs | Figure 5.77 |
| Response delay time | t _{det} | — | — | 350 | μs | Figure 5.73 |
| Minimum VCC down time* ³ | t _{VOFF} | 350 | — | — | μs | Figure 5.73, VCC = 1.0 V or above |
| Power-on reset enable time | t _{W(POR)} | 1 | — | — | ms | Figure 5.74, VCC = below 1.0 V |
| LVD operation stabilization time (after LVD is enabled) | T _{d(E-A)} | — | — | 300 | μs | Figure 5.76, Figure 5.77 |
| Hysteresis width (power-on rest (POR)) | V _{PORH} | — | 110 | — | mV | |
| Hysteresis width (voltage detection circuit: LVD1 and LVD2) | V _{LVH} | — | 70 | — | mV | When V _{det1_0} to V _{det1_4} is selected |
| | | — | 60 | — | | When V _{det1_5} to V _{det1_9} is selected |
| | | — | 50 | — | | When V _{det1_A} or V _{det1_B} is selected |
| | | — | 40 | — | | When V _{det1_C} or V _{det1_D} is selected |
| | | — | 60 | — | | When LVD2 is selected |

Note: These characteristics apply when noise is not superimposed on the power supply. When a setting is made so that the voltage detection level overlaps with that of the voltage detection circuit (LVD1), it cannot be specified which of LVD1 and LVD2 is used for voltage detection.

Note 1. When OFS1.(LVDAS, FASTSTUP) = 11b.

Note 2. When OFS1.(LVDAS, FASTSTUP) ≠ 11b.

Note 3. The minimum VCC down time indicates the time when VCC is below the minimum value of voltage detection levels V_{POR}, V_{det0}, V_{det1}, and V_{det2} for the POR/LVD.




Figure E 64 -Pin LFQFP (PLQP0064KB-C)