




Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                                                 |
|----------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Not For New Designs                                                                                                                                                             |
| Core Processor             | RXv2                                                                                                                                                                            |
| Core Size                  | 32-Bit Single-Core                                                                                                                                                              |
| Speed                      | 54MHz                                                                                                                                                                           |
| Connectivity               | CANbus, I <sup>2</sup> C, IrDA, SCI, SD/SDIO, SPI, SSI, USB OTG                                                                                                                 |
| Peripherals                | DMA, LVD, POR, PWM, WDT                                                                                                                                                         |
| Number of I/O              | 30                                                                                                                                                                              |
| Program Memory Size        | 256KB (256K x 8)                                                                                                                                                                |
| Program Memory Type        | FLASH                                                                                                                                                                           |
| EEPROM Size                | 8K x 8                                                                                                                                                                          |
| RAM Size                   | 32K x 8                                                                                                                                                                         |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 5.5V                                                                                                                                                                     |
| Data Converters            | A/D 8x12b                                                                                                                                                                       |
| Oscillator Type            | Internal                                                                                                                                                                        |
| Operating Temperature      | -40°C ~ 85°C (TA)                                                                                                                                                               |
| Mounting Type              | Surface Mount                                                                                                                                                                   |
| Package / Case             | 48-WFQFN Exposed Pad                                                                                                                                                            |
| Supplier Device Package    | 48-HWQFN (7x7)                                                                                                                                                                  |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f52316adne-u0">https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f52316adne-u0</a> |


**Table 1.7 List of Pins and Pin Functions (100-Pin LFQFP) (3/3)**

| Pin No. | Power Supply, Clock, System Control | I/O Port | External Bus | Timers (MTU, TPU, TMR, RTC, CMT, POE, CAC) | Communications (SCI, RSPI, IIC, RSCAN, USB, SSI) | Memory Interface (SDHI) | Touch sensing | Others     |
|---------|-------------------------------------|----------|--------------|--------------------------------------------|--------------------------------------------------|-------------------------|---------------|------------|
| 79      |                                     | PD7      | D7[A7/D7]    | MTIC5U/POE0#                               |                                                  |                         |               | IRQ7/AN031 |
| 80      |                                     | PD6      | D6[A6/D6]    | MTIC5V/POE1#                               |                                                  |                         |               | IRQ6/AN030 |
| 81      |                                     | PD5      | D5[A5/D5]    | MTIC5W/POE2#                               |                                                  |                         |               | IRQ5/AN029 |
| 82      |                                     | PD4      | D4[A4/D4]    | POE3#                                      |                                                  |                         |               | IRQ4/AN028 |
| 83      |                                     | PD3      | D3[A3/D3]    | POE8#                                      |                                                  |                         |               | IRQ3/AN027 |
| 84      |                                     | PD2      | D2[A2/D2]    | MTIOC4D                                    |                                                  |                         |               | IRQ2/AN026 |
| 85      |                                     | PD1      | D1[A1/D1]    | MTIOC4B                                    |                                                  |                         |               | IRQ1/AN025 |
| 86      |                                     | PD0      | D0[A0/D0]    |                                            |                                                  |                         |               | IRQ0/AN024 |
| 87      |                                     | P47      |              |                                            |                                                  |                         |               | AN007      |
| 88      |                                     | P46      |              |                                            |                                                  |                         |               | AN006      |
| 89      |                                     | P45      |              |                                            |                                                  |                         |               | AN005      |
| 90      |                                     | P44      |              |                                            |                                                  |                         |               | AN004      |
| 91      |                                     | P43      |              |                                            |                                                  |                         |               | AN003      |
| 92      |                                     | P42      |              |                                            |                                                  |                         |               | AN002      |
| 93      |                                     | P41      |              |                                            |                                                  |                         |               | AN001      |
| 94      | VREFL0                              |          |              |                                            |                                                  |                         |               |            |
| 95      |                                     | P40      |              |                                            |                                                  |                         |               | AN000      |
| 96      | VREFH0                              |          |              |                                            |                                                  |                         |               |            |
| 97      | AVCC0                               |          |              |                                            |                                                  |                         |               |            |
| 98      |                                     | P07      |              |                                            |                                                  |                         |               | ADTRG0#    |
| 99      | AVSS0                               |          |              |                                            |                                                  |                         |               |            |
| 100     |                                     | P05      |              |                                            |                                                  |                         |               | DA1        |

Note 1. RX230: PH0/CACREF, PH1/IRQ0/TMO0, PH2/IRQ1/TMRI0, PH3/TMCI0  
 RX231: VSS\_USB, USB0\_DP, USB0\_DM, VCC\_USB

**Table 1.8 List of Pins and Pin Functions (64-Pin WFLGA) (1/2)**

| Pin No. | Power Supply, Clock, System Control | I/O Port | Timers (MTU, TPU, TMR, RTC, CMT, POE, CAC)   | Communications (SCI, RSPI, RIIC, RSCAN, USB, SSI)                          | Memory Interface (SDHI) | Touch sensing | Others                 |
|---------|-------------------------------------|----------|----------------------------------------------|----------------------------------------------------------------------------|-------------------------|---------------|------------------------|
| A1      |                                     | P05      |                                              |                                                                            |                         |               | DA1                    |
| A2      | AVCC0                               |          |                                              |                                                                            |                         |               |                        |
| A3      | VREFH0                              |          |                                              |                                                                            |                         |               |                        |
| A4      | VREFL0                              |          |                                              |                                                                            |                         |               |                        |
| A5      | VREFH                               |          |                                              |                                                                            |                         |               |                        |
| A6      | VREFL                               |          |                                              |                                                                            |                         |               |                        |
| A7      |                                     | PE2      | MTIOC4A                                      | RXD12/RXD12/SMISO12/SSCL12                                                 |                         |               | IRQ7/AN018/<br>CVREFB0 |
| A8      |                                     | PE3      | MTIOC4B/POE8#                                | CTS12#/RTS12#/SS12#/AUDIO_MCLK                                             |                         |               | AN019/CLKOUT           |
| B1      | VCL                                 |          |                                              |                                                                            |                         |               |                        |
| B2      | AVSS0                               |          |                                              |                                                                            |                         |               |                        |
| B3      |                                     | P40      |                                              |                                                                            |                         |               | AN000                  |
| B4      |                                     | P42      |                                              |                                                                            |                         |               | AN002                  |
| B5      |                                     | P44      |                                              |                                                                            |                         |               | AN004                  |
| B6      |                                     | P46      |                                              |                                                                            |                         |               | AN006                  |
| B7      |                                     | PE1      | MTIOC4C                                      | TXD12/TXD12/SIOX12/SMOSI12/SSDA12                                          |                         |               | AN017/CMPB0            |
| B8      |                                     | PE4      | MTIOC4D/MTIOC1A                              |                                                                            |                         |               | AN020/CMPA2/<br>CLKOUT |
| C1      | XCIN                                |          |                                              |                                                                            |                         |               |                        |
| C2      | MD                                  |          |                                              |                                                                            |                         |               | FINED                  |
| C3      |                                     | P03      |                                              |                                                                            |                         |               | DA0                    |
| C4      |                                     | P41      |                                              |                                                                            |                         |               | AN001                  |
| C5      |                                     | P43      |                                              |                                                                            |                         |               | AN003                  |
| C6      |                                     | PE0      |                                              | SCK12                                                                      |                         |               | AN016                  |
| C7      |                                     | PE5      | MTIOC4C/MTIOC2B                              |                                                                            |                         |               | IRQ5/AN021/<br>CMPOB0  |
| C8      |                                     | PA0      | MTIOC4A/TIOCA0                               | SSLA1                                                                      |                         |               | CACREF                 |
| D1      | XCOUT                               |          |                                              |                                                                            |                         |               |                        |
| D2      | RES#                                |          |                                              |                                                                            |                         |               |                        |
| D3      |                                     | P27      | MTIOC2B/TMC13                                | SCK1/ SSIWS0                                                               |                         | TS2           | CVREFB3                |
| D4      |                                     | P14      | MTIOC3A/MTCLKA/TMRI2/<br>TIOCB5/TCLKA        | CTS1#/RTS1#/SS1#/CTXD0/<br>USB0_OVRCURA                                    |                         | TS13          | IRQ4/CVREFB2           |
| D5      |                                     | PA6      | MTIC5V/MTCLKB/TMC13/POE2#/<br>TIOCA2         | CTS5#/RTS5#/SS5#/MOSIA/<br>SSIWS0                                          |                         |               |                        |
| D6      |                                     | PA4      | MTIC5U/MTCLKA/TMRI0/TIOCA1                   | TXD5/SMOSI5/SSDA5/SSLA0/<br>SSITXD0/IRTXD5                                 |                         |               | IRQ5 /CVREFB1          |
| D7      |                                     | PA1      | MTIOC0B/MTCLKC/TIOCB0                        | SCK5/SSLA2/SSISCK0                                                         |                         |               |                        |
| D8      |                                     | PA3      | MTIOC0D/MTCLKD/TIOCD0/<br>TCLKB              | RXD5/SMISO5/SSCL5/SSIRXD0/<br>IRRXD5                                       |                         |               | IRQ6 /CMPB1            |
| E1      | VSS                                 |          |                                              |                                                                            |                         |               |                        |
| E2      | VBATT                               |          |                                              |                                                                            |                         |               |                        |
| E3      |                                     | P30      | MTIOC4B/TMRI3/POE8#/RTIC0                    | RXD1/SMISO1/SSCL1/<br>AUDIO_MCLK                                           |                         |               | IRQ0/CMPOB3            |
| E4      |                                     | P16      | MTIOC3C/MTIOC3D/TMO2/<br>TIOCB1/TCLKC/RTCOUT | TXD1/SMOSI1/SSDA1/MOSIA/<br>SCL/USB0_VBUS/<br>USB0_VBUSEN/<br>USB0_OVRCURB |                         |               | IRQ6/ADTRG0#           |
| E5      |                                     | PC4      | MTIOC3D/MTCLKC/TMC11/<br>POE0#               | SCK5/CTS8#/RTS8#/SS8#/<br>SSLA0                                            | SDHI_D1                 | TSCAP         |                        |
| E6      | VCC                                 |          |                                              |                                                                            |                         |               |                        |
| E7      | VSS                                 |          |                                              |                                                                            |                         |               |                        |
| E8      |                                     | PB0      | MTIC5W/TIOCA3                                | RXD6/SMISO6/SSCL6/RSPCKA                                                   | SDHI_C<br>MD            |               |                        |
| F1      | VCC                                 |          |                                              |                                                                            |                         |               |                        |
| F2      | UPSEL                               | P35      |                                              |                                                                            |                         |               | NMI                    |
| F3      |                                     | P31      | MTIOC4D/TMC12/RTIC1                          | CTS1#/RTS1#/SS1#/SSISCK0                                                   |                         |               | IRQ1                   |



Note 1. The address space in boot mode and USB boot mode is the same as the address space in single-chip mode.

Note 2. The capacity of ROM/RAM differs depending on the products.

| ROM (bytes) |                          | RAM (bytes) |                          |
|-------------|--------------------------|-------------|--------------------------|
| Capacity    | Address                  | Capacity    | Address                  |
| 512 Kbytes  | FFF8 0000h to FFFF FFFFh | 64 Kbytes   | 0000 0000h to 0000 FFFFh |
| 384 Kbytes  | FFFA 0000h to FFFF FFFFh |             |                          |
| 256 Kbytes  | FFFC 0000h to FFFF FFFFh |             |                          |
| 128 Kbytes  | FFFE 0000h to FFFF FFFFh | 32 Kbytes   | 0000 0000h to 0000 7FFFh |


Note: See Table 1.3 and Table 1.4 List of Products, for the product type name.

Note 3. Reserved areas should not be accessed.

Figure 3.1 Memory Map in Each Operating Mode

### 3.2 External Address Space

The external address space is divided into up to four CS areas (CS0 to CS3), each corresponding to the CSn# signal output from a CSn# (n = 0 to 3) pin. Figure 3.2 shows the address ranges corresponding to the individual CS areas (CS0 to CS3) in on-chip ROM disabled extended mode.



**Figure 3.2 Correspondence between External Address Spaces and CS Areas  
(In On-Chip ROM Disabled Extended Mode)**

**Table 4.1 List of I/O Registers (Address Order) (8/33)**

| Address    | Module Symbol | Register Name                                                                      | Register Symbol | Number of Bits | Access Size | Number of Access Cycles |             |
|------------|---------------|------------------------------------------------------------------------------------|-----------------|----------------|-------------|-------------------------|-------------|
|            |               |                                                                                    |                 |                |             | ICLK ≥ PCLK             | ICLK < PCLK |
| 0008 901Eh | S12AD         | A/D Self-Diagnosis Data Register                                                   | ADDRD           | 16             | 16          | 2 or 3 PCLKB            | 2 ICLK      |
| 0008 9020h | S12AD         | A/D Data Register 0                                                                | ADDR0           | 16             | 16          | 2 or 3 PCLKB            | 2 ICLK      |
| 0008 9022h | S12AD         | A/D Data Register 1                                                                | ADDR1           | 16             | 16          | 2 or 3 PCLKB            | 2 ICLK      |
| 0008 9024h | S12AD         | A/D Data Register 2                                                                | ADDR2           | 16             | 16          | 2 or 3 PCLKB            | 2 ICLK      |
| 0008 9026h | S12AD         | A/D Data Register 3                                                                | ADDR3           | 16             | 16          | 2 or 3 PCLKB            | 2 ICLK      |
| 0008 9028h | S12AD         | A/D Data Register 4                                                                | ADDR4           | 16             | 16          | 2 or 3 PCLKB            | 2 ICLK      |
| 0008 902Ah | S12AD         | A/D Data Register 5                                                                | ADDR5           | 16             | 16          | 2 or 3 PCLKB            | 2 ICLK      |
| 0008 902Ch | S12AD         | A/D Data Register 6                                                                | ADDR6           | 16             | 16          | 2 or 3 PCLKB            | 2 ICLK      |
| 0008 902Eh | S12AD         | A/D Data Register 7                                                                | ADDR7           | 16             | 16          | 2 or 3 PCLKB            | 2 ICLK      |
| 0008 9040h | S12AD         | A/D Data Register 16                                                               | ADDR16          | 16             | 16          | 2 or 3 PCLKB            | 2 ICLK      |
| 0008 9042h | S12AD         | A/D Data Register 17                                                               | ADDR17          | 16             | 16          | 2 or 3 PCLKB            | 2 ICLK      |
| 0008 9044h | S12AD         | A/D Data Register 18                                                               | ADDR18          | 16             | 16          | 2 or 3 PCLKB            | 2 ICLK      |
| 0008 9046h | S12AD         | A/D Data Register 19                                                               | ADDR19          | 16             | 16          | 2 or 3 PCLKB            | 2 ICLK      |
| 0008 9048h | S12AD         | A/D Data Register 20                                                               | ADDR20          | 16             | 16          | 2 or 3 PCLKB            | 2 ICLK      |
| 0008 904Ah | S12AD         | A/D Data Register 21                                                               | ADDR21          | 16             | 16          | 2 or 3 PCLKB            | 2 ICLK      |
| 0008 904Ch | S12AD         | A/D Data Register 22                                                               | ADDR22          | 16             | 16          | 2 or 3 PCLKB            | 2 ICLK      |
| 0008 904Eh | S12AD         | A/D Data Register 23                                                               | ADDR23          | 16             | 16          | 2 or 3 PCLKB            | 2 ICLK      |
| 0008 9050h | S12AD         | A/D Data Register 24                                                               | ADDR24          | 16             | 16          | 2 or 3 PCLKB            | 2 ICLK      |
| 0008 9052h | S12AD         | A/D Data Register 25                                                               | ADDR25          | 16             | 16          | 2 or 3 PCLKB            | 2 ICLK      |
| 0008 9055h | S12AD         | A/D Data Register 26                                                               | ADDR26          | 16             | 16          | 2 or 3 PCLKB            | 2 ICLK      |
| 0008 9056h | S12AD         | A/D Data Register 27                                                               | ADDR27          | 16             | 16          | 2 or 3 PCLKB            | 2 ICLK      |
| 0008 9058h | S12AD         | A/D Data Register 28                                                               | ADDR28          | 16             | 16          | 2 or 3 PCLKB            | 2 ICLK      |
| 0008 905Ah | S12AD         | A/D Data Register 29                                                               | ADDR29          | 16             | 16          | 2 or 3 PCLKB            | 2 ICLK      |
| 0008 905Ch | S12AD         | A/D Data Register 30                                                               | ADDR30          | 16             | 16          | 2 or 3 PCLKB            | 2 ICLK      |
| 0008 905Eh | S12AD         | A/D Data Register 31                                                               | ADDR31          | 16             | 16          | 2 or 3 PCLKB            | 2 ICLK      |
| 0008 907Ah | S12AD         | A/D Disconnection Detection Control Register                                       | ADDISCR         | 8              | 8           | 2 or 3 PCLKB            | 2 ICLK      |
| 0008 907Dh | S12AD         | A/D Event Link Control Register                                                    | ADELCCR         | 8              | 8           | 2 or 3 PCLKB            | 2 ICLK      |
| 0008 9080h | S12AD         | A/D Group Scan Priority Control Register                                           | ADGSPCR         | 16             | 16          | 2 or 3 PCLKB            | 2 ICLK      |
| 0008 908Ah | S12AD         | A/D High-Side/Low-Side Reference Voltage Control Register                          | ADHVREFCNT      | 8              | 8           | 2 or 3 PCLKB            | 2 ICLK      |
| 0008 908Ch | S12AD         | A/D Compare Function Window A/B Status Monitor Register                            | ADWINMON        | 8              | 8           | 2 or 3 PCLKB            | 2 ICLK      |
| 0008 9090h | S12AD         | A/D Compare Function Control Register                                              | ADCMPCR         | 16             | 16          | 2 or 3 PCLKB            | 2 ICLK      |
| 0008 9092h | S12AD         | A/D Compare Function Window A Extended Input Select Register                       | ADCMPSER        | 8              | 8           | 2 or 3 PCLKB            | 2 ICLK      |
| 0008 9093h | S12AD         | A/D Compare Function Window A Extended Input Comparison Condition Setting Register | ADCMPLER        | 8              | 8           | 2 or 3 PCLKB            | 2 ICLK      |
| 0008 9094h | S12AD         | A/D Compare Function Window A Channel Select Register 0                            | ADCMPSR0        | 16             | 16          | 2 or 3 PCLKB            | 2 ICLK      |
| 0008 9096h | S12AD         | A/D Compare Function Window A Channel Select Register 1                            | ADCMPSR1        | 16             | 16          | 2 or 3 PCLKB            | 2 ICLK      |
| 0008 9098h | S12AD         | A/D Compare Function Window A Comparison Condition Setting Register 0              | ADCMPLR0        | 16             | 16          | 2 or 3 PCLKB            | 2 ICLK      |
| 0008 909Ah | S12AD         | A/D Compare Function Window A Comparison Condition Setting Register 1              | ADCMPLR1        | 16             | 16          | 2 or 3 PCLKB            | 2 ICLK      |
| 0008 909Ch | S12AD         | A/D Compare Function Window A Lower-Side Level Setting Register                    | ADCMPSR0        | 16             | 16          | 2 or 3 PCLKB            | 2 ICLK      |
| 0008 909Eh | S12AD         | A/D Compare Function Window A Upper-Side Level Setting Register                    | ADCMPSR1        | 16             | 16          | 2 or 3 PCLKB            | 2 ICLK      |
| 0008 90A0h | S12AD         | A/D Compare Function Window A Channel Status Register 0                            | ADCMPSR0        | 16             | 16          | 2 or 3 PCLKB            | 2 ICLK      |
| 0008 90A2h | S12AD         | A/D Compare Function Window A Channel Status Register 1                            | ADCMPSR1        | 16             | 16          | 2 or 3 PCLKB            | 2 ICLK      |
| 0008 90A4h | S12AD         | A/D Compare Function Window A Extended Input Channel Status Register               | ADCMPSER        | 16             | 16          | 2 or 3 PCLKB            | 2 ICLK      |
| 0008 90A6h | S12AD         | A/D Compare Function Window B Channel Select Register                              | ADCMPSNR        | 8              | 8           | 2 or 3 PCLKB            | 2 ICLK      |
| 0008 90A8h | S12AD         | A/D Compare Function Window B Lower-Side Level Setting Register                    | ADWINLLB        | 16             | 16          | 2 or 3 PCLKB            | 2 ICLK      |

**Table 4.1 List of I/O Registers (Address Order) (9/33)**

| Address    | Module Symbol | Register Name                                                   | Register Symbol | Number of Bits | Access Size | Number of Access Cycles |             |
|------------|---------------|-----------------------------------------------------------------|-----------------|----------------|-------------|-------------------------|-------------|
|            |               |                                                                 |                 |                |             | ICLK ≥ PCLK             | ICLK < PCLK |
| 0008 90AAh | S12AD         | A/D Compare Function Window B Upper-Side Level Setting Register | ADWINULB        | 16             | 16          | 2 or 3 PCLKB            | 2 ICLK      |
| 0008 90ACh | S12AD         | A/D Compare Function Window B Channel Status Register           | ADCMPBSR        | 8              | 8           | 2 or 3 PCLKB            | 2 ICLK      |
| 0008 90B0h | S12AD         | A/D Data Storage Buffer Register 0                              | ADBUF0          | 16             | 16          | 2 or 3 PCLKB            | 2 ICLK      |
| 0008 90B2h | S12AD         | A/D Data Storage Buffer Register 1                              | ADBUF1          | 16             | 16          | 2 or 3 PCLKB            | 2 ICLK      |
| 0008 90B4h | S12AD         | A/D Data Storage Buffer Register 2                              | ADBUF2          | 16             | 16          | 2 or 3 PCLKB            | 2 ICLK      |
| 0008 90B6h | S12AD         | A/D Data Storage Buffer Register 3                              | ADBUF3          | 16             | 16          | 2 or 3 PCLKB            | 2 ICLK      |
| 0008 90B8h | S12AD         | A/D Data Storage Buffer Register 4                              | ADBUF4          | 16             | 16          | 2 or 3 PCLKB            | 2 ICLK      |
| 0008 90BAh | S12AD         | A/D Data Storage Buffer Register 5                              | ADBUF5          | 16             | 16          | 2 or 3 PCLKB            | 2 ICLK      |
| 0008 90BCh | S12AD         | A/D Data Storage Buffer Register 6                              | ADBUF6          | 16             | 16          | 2 or 3 PCLKB            | 2 ICLK      |
| 0008 90BEh | S12AD         | A/D Data Storage Buffer Register 7                              | ADBUF7          | 16             | 16          | 2 or 3 PCLKB            | 2 ICLK      |
| 0008 90C0h | S12AD         | A/D Data Storage Buffer Register 8                              | ADBUF8          | 16             | 16          | 2 or 3 PCLKB            | 2 ICLK      |
| 0008 90C2h | S12AD         | A/D Data Storage Buffer Register 9                              | ADBUF9          | 16             | 16          | 2 or 3 PCLKB            | 2 ICLK      |
| 0008 90C4h | S12AD         | A/D Data Storage Buffer Register 10                             | ADBUF10         | 16             | 16          | 2 or 3 PCLKB            | 2 ICLK      |
| 0008 90C6h | S12AD         | A/D Data Storage Buffer Register 11                             | ADBUF11         | 16             | 16          | 2 or 3 PCLKB            | 2 ICLK      |
| 0008 90C8h | S12AD         | A/D Data Storage Buffer Register 12                             | ADBUF12         | 16             | 16          | 2 or 3 PCLKB            | 2 ICLK      |
| 0008 90CAh | S12AD         | A/D Data Storage Buffer Register 13                             | ADBUF13         | 16             | 16          | 2 or 3 PCLKB            | 2 ICLK      |
| 0008 90CCh | S12AD         | A/D Data Storage Buffer Register 14                             | ADBUF14         | 16             | 16          | 2 or 3 PCLKB            | 2 ICLK      |
| 0008 90CEh | S12AD         | A/D Data Storage Buffer Register 15                             | ADBUF15         | 16             | 16          | 2 or 3 PCLKB            | 2 ICLK      |
| 0008 90D0h | S12AD         | A/D Data Storage Buffer Enable Register                         | ADBUFEN         | 8              | 8           | 2 or 3 PCLKB            | 2 ICLK      |
| 0008 90D2h | S12AD         | A/D Data Storage Buffer Pointer Register                        | ADBUFPTR        | 8              | 8           | 2 or 3 PCLKB            | 2 ICLK      |
| 0008 90DDh | S12AD         | A/D Sampling State Register L                                   | ADSSTRL         | 8              | 8           | 2 or 3 PCLKB            | 2 ICLK      |
| 0008 90DEh | S12AD         | A/D Sampling State Register T                                   | ADSSTRT         | 8              | 8           | 2 or 3 PCLKB            | 2 ICLK      |
| 0008 90DFh | S12AD         | A/D Sampling State Register O                                   | ADSSTRO         | 8              | 8           | 2 or 3 PCLKB            | 2 ICLK      |
| 0008 90E0h | S12AD         | A/D Sampling State Register 0                                   | ADSSTR0         | 8              | 8           | 2 or 3 PCLKB            | 2 ICLK      |
| 0008 90E1h | S12AD         | A/D Sampling State Register 1                                   | ADSSTR1         | 8              | 8           | 2 or 3 PCLKB            | 2 ICLK      |
| 0008 90E2h | S12AD         | A/D Sampling State Register 2                                   | ADSSTR2         | 8              | 8           | 2 or 3 PCLKB            | 2 ICLK      |
| 0008 90E3h | S12AD         | A/D Sampling State Register 3                                   | ADSSTR3         | 8              | 8           | 2 or 3 PCLKB            | 2 ICLK      |
| 0008 90E4h | S12AD         | A/D Sampling State Register 4                                   | ADSSTR4         | 8              | 8           | 2 or 3 PCLKB            | 2 ICLK      |
| 0008 90E5h | S12AD         | A/D Sampling State Register 5                                   | ADSSTR5         | 8              | 8           | 2 or 3 PCLKB            | 2 ICLK      |
| 0008 90E6h | S12AD         | A/D Sampling State Register 6                                   | ADSSTR6         | 8              | 8           | 2 or 3 PCLKB            | 2 ICLK      |
| 0008 90E7h | S12AD         | A/D Sampling State Register 7                                   | ADSSTR7         | 8              | 8           | 2 or 3 PCLKB            | 2 ICLK      |
| 0008 A000h | SCI0          | Serial Mode Register                                            | SMR             | 8              | 8           | 2 or 3 PCLKB            | 2 ICLK      |
| 0008 A001h | SCI0          | Bit Rate Register                                               | BRR             | 8              | 8           | 2 or 3 PCLKB            | 2 ICLK      |
| 0008 A002h | SCI0          | Serial Control Register                                         | SCR             | 8              | 8           | 2 or 3 PCLKB            | 2 ICLK      |
| 0008 A003h | SCI0          | Transmit Data Register                                          | TDR             | 8              | 8           | 2 or 3 PCLKB            | 2 ICLK      |
| 0008 A004h | SCI0          | Serial Status Register                                          | SSR             | 8              | 8           | 2 or 3 PCLKB            | 2 ICLK      |
| 0008 A005h | SCI0          | Receive Data Register                                           | RDR             | 8              | 8           | 2 or 3 PCLKB            | 2 ICLK      |
| 0008 A006h | SCI0          | Smart Card Mode Register                                        | SCMR            | 8              | 8           | 2 or 3 PCLKB            | 2 ICLK      |
| 0008 A007h | SCI0          | Serial Extended Mode Register                                   | SEMR            | 8              | 8           | 2 or 3 PCLKB            | 2 ICLK      |
| 0008 A008h | SCI0          | Noise Filter Setting Register                                   | SNFR            | 8              | 8           | 2 or 3 PCLKB            | 2 ICLK      |
| 0008 A009h | SCI0          | I <sup>2</sup> C Mode Register 1                                | SIMR1           | 8              | 8           | 2 or 3 PCLKB            | 2 ICLK      |
| 0008 A00Ah | SCI0          | I <sup>2</sup> C Mode Register 2                                | SIMR2           | 8              | 8           | 2 or 3 PCLKB            | 2 ICLK      |
| 0008 A00Bh | SCI0          | I <sup>2</sup> C Mode Register 3                                | SIMR3           | 8              | 8           | 2 or 3 PCLKB            | 2 ICLK      |
| 0008 A00Ch | SCI0          | I <sup>2</sup> C Status Register                                | SISR            | 8              | 8           | 2 or 3 PCLKB            | 2 ICLK      |
| 0008 A00Dh | SCI0          | SPI Mode Register                                               | SPMR            | 8              | 8           | 2 or 3 PCLKB            | 2 ICLK      |
| 0008 A00Eh | SCI0          | Transmit Data Register HL                                       | TDRHL           | 16             | 16          | 4 or 5 PCLKB            | 2 ICLK      |
| 0008 A00Eh | SCI0          | Transmit Data Register H                                        | TDRH            | 8              | 8           | 2 or 3 PCLKB            | 2 ICLK      |
| 0008 A00Fh | SCI0          | Transmit Data Register L                                        | TDRL            | 8              | 8           | 2 or 3 PCLKB            | 2 ICLK      |
| 0008 A010h | SCI0          | Receive Data Register HL                                        | RDRHL           | 16             | 16          | 4 or 5 PCLKB            | 2 ICLK      |
| 0008 A010h | SCI0          | Receive Data Register H                                         | RDRH            | 8              | 8           | 2 or 3 PCLKB            | 2 ICLK      |
| 0008 A011h | SCI0          | Receive Data Register L                                         | RDRL            | 8              | 8           | 2 or 3 PCLKB            | 2 ICLK      |

**Table 4.1 List of I/O Registers (Address Order) (23/33)**

| Address    | Module Symbol | Register Name                                                      | Register Symbol | Number of Bits | Access Size | Number of Access Cycles |                                                                     |
|------------|---------------|--------------------------------------------------------------------|-----------------|----------------|-------------|-------------------------|---------------------------------------------------------------------|
|            |               |                                                                    |                 |                |             | ICLK ≥ PCLK             | ICLK < PCLK                                                         |
| 000A 00B0h | USB0          | BC Control Register 0                                              | USBBCCTRL0      | 16             | 16          | 9 PCLKB or more         | Frequency with 1 + 9 × (frequency ratio of ICLK/PCLKB) <sup>2</sup> |
| 000A 00CCh | USB0          | USB Module Control Register                                        | USBMC           | 16             | 16          | 9 PCLKB or more         | Frequency with 1 + 9 × (frequency ratio of ICLK/PCLKB) <sup>2</sup> |
| 000A 00D0h | USB0          | Device Address 0 Configuration Register                            | DEVADD0         | 16             | 16          | 9 PCLKB or more         | Frequency with 1 + 9 × (frequency ratio of ICLK/PCLKB) <sup>2</sup> |
| 000A 00D2h | USB0          | Device Address 1 Configuration Register                            | DEVADD1         | 16             | 16          | 9 PCLKB or more         | Frequency with 1 + 9 × (frequency ratio of ICLK/PCLKB) <sup>2</sup> |
| 000A 00D4h | USB0          | Device Address 2 Configuration Register                            | DEVADD2         | 16             | 16          | 9 PCLKB or more         | Frequency with 1 + 9 × (frequency ratio of ICLK/PCLKB) <sup>2</sup> |
| 000A 00D6h | USB0          | Device Address 3 Configuration Register                            | DEVADD3         | 16             | 16          | 9 PCLKB or more         | Frequency with 1 + 9 × (frequency ratio of ICLK/PCLKB) <sup>2</sup> |
| 000A 00D8h | USB0          | Device Address 4 Configuration Register                            | DEVADD4         | 16             | 16          | 9 PCLKB or more         | Frequency with 1 + 9 × (frequency ratio of ICLK/PCLKB) <sup>2</sup> |
| 000A 00DAh | USB0          | Device Address 5 Configuration Register                            | DEVADD5         | 16             | 16          | 9 PCLKB or more         | Frequency with 1 + 9 × (frequency ratio of ICLK/PCLKB) <sup>2</sup> |
| 000A 0900h | CTSU          | CTSU Control Register 0                                            | CTSUCR0         | 8              | 8           | 2 or 3 PCLKB            | 2 ICLK                                                              |
| 000A 0901h | CTSU          | CTSU Control Register 1                                            | CTSUCR1         | 8              | 8           | 2 or 3 PCLKB            | 2 ICLK                                                              |
| 000A 0902h | CTSU          | CTSU Synchronous Noise Reduction Setting Register                  | CTSUSDPRS       | 8              | 8           | 2 or 3 PCLKB            | 2 ICLK                                                              |
| 000A 0903h | CTSU          | CTSU Sensor Stabilization Wait Control Register                    | CTSUSST         | 8              | 8           | 2 or 3 PCLKB            | 2 ICLK                                                              |
| 000A 0904h | CTSU          | CTSU Measurement Channel Register 0                                | CTSUMCH0        | 8              | 8           | 2 or 3 PCLKB            | 2 ICLK                                                              |
| 000A 0905h | CTSU          | CTSU Measurement Channel Register 1                                | CTSUMCH1        | 8              | 8           | 2 or 3 PCLKB            | 2 ICLK                                                              |
| 000A 0906h | CTSU          | CTSU Channel Enable Control Register 0                             | CTSUCHAC0       | 8              | 8           | 2 or 3 PCLKB            | 2 ICLK                                                              |
| 000A 0907h | CTSU          | CTSU Channel Enable Control Register 1                             | CTSUCHAC1       | 8              | 8           | 2 or 3 PCLKB            | 2 ICLK                                                              |
| 000A 0908h | CTSU          | CTSU Channel Enable Control Register 2                             | CTSUCHAC2       | 8              | 8           | 2 or 3 PCLKB            | 2 ICLK                                                              |
| 000A 0909h | CTSU          | CTSU Channel Enable Control Register 3                             | CTSUCHAC3       | 8              | 8           | 2 or 3 PCLKB            | 2 ICLK                                                              |
| 000A 090Ah | CTSU          | CTSU Channel Enable Control Register 4                             | CTSUCHAC4       | 8              | 8           | 2 or 3 PCLKB            | 2 ICLK                                                              |
| 000A 090Bh | CTSU          | CTSU Channel Transmit/Receive Control Register 0                   | CTSUCHTRC0      | 8              | 8           | 2 or 3 PCLKB            | 2 ICLK                                                              |
| 000A 090Ch | CTSU          | CTSU Channel Transmit/Receive Control Register 1                   | CTSUCHTRC1      | 8              | 8           | 2 or 3 PCLKB            | 2 ICLK                                                              |
| 000A 090Dh | CTSU          | CTSU Channel Transmit/Receive Control Register 2                   | CTSUCHTRC2      | 8              | 8           | 2 or 3 PCLKB            | 2 ICLK                                                              |
| 000A 090Eh | CTSU          | CTSU Channel Transmit/Receive Control Register 3                   | CTSUCHTRC3      | 8              | 8           | 2 or 3 PCLKB            | 2 ICLK                                                              |
| 000A 090Fh | CTSU          | CTSU Channel Transmit/Receive Control Register 4                   | CTSUCHTRC4      | 8              | 8           | 2 or 3 PCLKB            | 2 ICLK                                                              |
| 000A 0910h | CTSU          | CTSU High-Pass Noise Reduction Control Register                    | CTSUDCLKC       | 8              | 8           | 2 or 3 PCLKB            | 2 ICLK                                                              |
| 000A 0911h | CTSU          | CTSU Status Register                                               | CTSUST          | 8              | 8           | 2 or 3 PCLKB            | 2 ICLK                                                              |
| 000A 0912h | CTSU          | CTSU High-Pass Noise Reduction Spectrum Diffusion Control Register | CTSUSSC         | 16             | 16          | 2 or 3 PCLKB            | 2 ICLK                                                              |
| 000A 0914h | CTSU          | CTSU Sensor Offset Register 0                                      | CTSUSO0         | 16             | 16          | 2 or 3 PCLKB            | 2 ICLK                                                              |
| 000A 0916h | CTSU          | CTSU Sensor Offset Register 1                                      | CTSUSO1         | 16             | 16          | 2 or 3 PCLKB            | 2 ICLK                                                              |
| 000A 0918h | CTSU          | CTSU Sensor Counter                                                | CTSUSC          | 16             | 16          | 2 or 3 PCLKB            | 2 ICLK                                                              |
| 000A 091Ah | CTSU          | CTSU Reference Counter                                             | CTSURC          | 16             | 16          | 2 or 3 PCLKB            | 2 ICLK                                                              |
| 000A 091Ch | CTSU          | CTSU Error Status Register                                         | CTSUERRS        | 16             | 16          | 2 or 3 PCLKB            | 2 ICLK                                                              |
| 000A 8300h | RSCAN0        | Bit Configuration Register L                                       | CFGL            | 16             | 16          | 2 or 3 PCLKB            | 2 ICLK                                                              |
| 000A 8302h | RSCAN0        | Bit Configuration Register H                                       | CFGH            | 16             | 16          | 2 or 3 PCLKB            | 2 ICLK                                                              |
| 000A 8304h | RSCAN0        | Control Register L                                                 | CTRL            | 16             | 16          | 2 or 3 PCLKB            | 2 ICLK                                                              |
| 000A 8306h | RSCAN0        | Control Register H                                                 | CTRH            | 16             | 16          | 2 or 3 PCLKB            | 2 ICLK                                                              |
| 000A 8308h | RSCAN0        | Status Register L                                                  | STSL            | 16             | 16          | 2 or 3 PCLKB            | 2 ICLK                                                              |
| 000A 830Ah | RSCAN0        | Status Register H                                                  | STSH            | 16             | 16          | 2 or 3 PCLKB            | 2 ICLK                                                              |
| 000A 830Ch | RSCAN0        | Error Flag Register L                                              | ERFLL           | 16             | 16          | 2 or 3 PCLKB            | 2 ICLK                                                              |
| 000A 830Eh | RSCAN0        | Error Flag Register H                                              | ERFLH           | 16             | 16          | 2 or 3 PCLKB            | 2 ICLK                                                              |
| 000A 8322h | RSCAN         | Global Configuration Register L                                    | GCFGFL          | 16             | 16          | 2 or 3 PCLKB            | 2 ICLK                                                              |
| 000A 8324h | RSCAN         | Global Configuration Register H                                    | GCFGH           | 16             | 16          | 2 or 3 PCLKB            | 2 ICLK                                                              |



**Table 5.7 DC Characteristics (5)**Conditions:  $1.8\text{ V} \leq V_{CC} = V_{CC\_USB} = AV_{CC0} \leq 5.5\text{ V}$ ,  $V_{SS} = AV_{SS0} = V_{SS\_USB} = 0\text{ V}$ ,  $T_a = -40\text{ to }+105^\circ\text{C}$ 

| Item                    |                                |                                     |                                                          |                              | Symbol          | Typ.<br>*4    | Max. | Unit | Test<br>Conditions |   |
|-------------------------|--------------------------------|-------------------------------------|----------------------------------------------------------|------------------------------|-----------------|---------------|------|------|--------------------|---|
| Supply<br>current<br>*1 | High-speed<br>operating mode   | Normal<br>operating mode            | No peripheral<br>operation*2                             | ICLK = 54 MHz                | I <sub>CC</sub> | 6.5           | —    | mA   |                    |   |
|                         |                                |                                     |                                                          | ICLK = 32 MHz                |                 | 4.1           | —    |      |                    |   |
|                         |                                |                                     |                                                          | ICLK = 16 MHz                |                 | 2.9           | —    |      |                    |   |
|                         |                                |                                     |                                                          | ICLK = 8 MHz                 |                 | 2.2           | —    |      |                    |   |
|                         |                                |                                     |                                                          | ICLK = 4 MHz                 |                 | 1.9           | —    |      |                    |   |
|                         |                                |                                     | All peripheral<br>operation: Normal                      | ICLK = 54 MHz*11             |                 | 26.5          | —    |      |                    |   |
|                         |                                |                                     |                                                          | ICLK = 32 MHz*3              |                 | 21.0          | —    |      |                    |   |
|                         |                                |                                     |                                                          | ICLK = 16 MHz*3              |                 | 11.8          | —    |      |                    |   |
|                         |                                |                                     |                                                          | ICLK = 8 MHz*3               |                 | 6.6           | —    |      |                    |   |
|                         |                                |                                     |                                                          | ICLK = 4 MHz*3               |                 | 4.2           | —    |      |                    |   |
|                         |                                |                                     | All peripheral<br>operation: Max.                        | ICLK = 54 MHz*11             |                 | —             | 53.3 |      |                    |   |
|                         |                                |                                     |                                                          | ICLK = 32 MHz*3              |                 | —             | 40.8 |      |                    |   |
|                         |                                |                                     | Increase due to<br>operation of the<br>Trusted Secure IP | PCLKB = 32 MHz               |                 | —             | 2    |      |                    |   |
|                         |                                |                                     | Sleep mode                                               | No peripheral<br>operation*2 |                 | ICLK = 54 MHz | 3.5  |      |                    | — |
|                         |                                |                                     |                                                          |                              |                 | ICLK = 32 MHz | 2.4  |      |                    | — |
|                         |                                |                                     |                                                          |                              |                 | ICLK = 16 MHz | 1.9  |      |                    | — |
|                         |                                |                                     |                                                          |                              |                 | ICLK = 8 MHz  | 1.6  |      |                    | — |
|                         |                                |                                     |                                                          |                              |                 | ICLK = 4 MHz  | 1.5  |      |                    | — |
|                         |                                | All peripheral<br>operation: Normal |                                                          | ICLK = 54 MHz*11             |                 | 13.4          | —    |      |                    |   |
|                         |                                |                                     |                                                          | ICLK = 32 MHz*3              |                 | 12.5          | —    |      |                    |   |
|                         |                                |                                     |                                                          | ICLK = 16 MHz*3              |                 | 7.3           | —    |      |                    |   |
|                         |                                |                                     |                                                          | ICLK = 8 MHz*3               |                 | 4.6           | —    |      |                    |   |
|                         |                                |                                     |                                                          | ICLK = 4 MHz*3               |                 | 3.3           | —    |      |                    |   |
|                         |                                | Deep sleep<br>mode                  | No peripheral<br>operation*2                             | ICLK = 54 MHz                |                 | 2.3           | —    |      |                    |   |
|                         |                                |                                     |                                                          | ICLK = 32 MHz                |                 | 1.5           | —    |      |                    |   |
|                         |                                |                                     |                                                          | ICLK = 16 MHz                |                 | 1.3           | —    |      |                    |   |
|                         |                                |                                     |                                                          | ICLK = 8 MHz                 |                 | 1.2           | —    |      |                    |   |
|                         |                                |                                     |                                                          | ICLK = 4 MHz                 |                 | 1.1           | —    |      |                    |   |
|                         |                                |                                     | All peripheral<br>operation: Normal                      | ICLK = 54 MHz*11             |                 | 10.6          | —    |      |                    |   |
|                         |                                |                                     |                                                          | ICLK = 32 MHz*3              |                 | 9.9           | —    |      |                    |   |
|                         |                                |                                     |                                                          | ICLK = 16 MHz*3              |                 | 5.9           | —    |      |                    |   |
|                         |                                |                                     |                                                          | ICLK = 8 MHz*3               |                 | 3.8           | —    |      |                    |   |
|                         |                                |                                     |                                                          | ICLK = 4 MHz*3               |                 | 2.7           | —    |      |                    |   |
|                         |                                | Increase during BGO operation*5     |                                                          |                              |                 | 2.5           | —    |      |                    |   |
|                         | Middle-speed<br>operating mode | Normal<br>operating mode            | No peripheral<br>operation*6                             | ICLK = 12 MHz                | I <sub>CC</sub> | 2.7           | —    | mA   |                    |   |
|                         |                                |                                     |                                                          | ICLK = 8 MHz                 |                 | 1.8           | —    |      |                    |   |
|                         |                                |                                     |                                                          | ICLK = 4 MHz                 |                 | 1.4           | —    |      |                    |   |
|                         |                                |                                     |                                                          | ICLK = 1 MHz                 |                 | 1.1           | —    |      |                    |   |
|                         |                                |                                     | All peripheral<br>operation: Normal*7                    | ICLK = 12 MHz                |                 | 9.6           | —    |      |                    |   |
|                         |                                |                                     |                                                          | ICLK = 8 MHz                 |                 | 6.2           | —    |      |                    |   |
|                         |                                |                                     |                                                          | ICLK = 4 MHz                 |                 | 3.8           | —    |      |                    |   |
|                         |                                |                                     |                                                          | ICLK = 1 MHz                 |                 | 2.3           | —    |      |                    |   |

**Table 5.13 DC Characteristics (11)**Conditions:  $0\text{ V} \leq \text{VCC} = \text{VCC\_USB} = \text{AVCC0} \leq 5.5\text{ V}$ ,  $\text{VSS} = \text{AVSS0} = \text{VSS\_USB} = 0\text{ V}$ ,  $T_a = -40\text{ to }+105^\circ\text{C}$ 

| Item                         | Symbol                                              | Min.  | Typ. | Max. | Unit | Test Conditions |
|------------------------------|-----------------------------------------------------|-------|------|------|------|-----------------|
| Power-on VCC rising gradient | At normal startup*1                                 | SrVCC | 0.02 | —    | 20   | ms/V            |
|                              | During fast startup time*2                          |       | 0.02 | —    | 2    |                 |
|                              | Voltage monitoring 0 reset enabled at startup*3, *4 |       | 0.02 | —    | —    |                 |

Note 1. When OFS1.(FASTSTUP, LVDAS) bits are 11b.


Note 2. When OFS1.(FASTSTUP, LVDAS) bits are 01b.

Note 3. When OFS1.LVDAS bit is 0.

Note 4. Turn on the power supply voltage according to the normal startup rising gradient because the settings in the OFS1 register are not read in boot mode.

**Table 5.14 DC Characteristics (12)**Conditions:  $1.8\text{ V} \leq \text{VCC} = \text{VCC\_USB} = \text{AVCC0} \leq 5.5\text{ V}$ ,  $\text{VSS} = \text{AVSS0} = \text{VSS\_USB} = 0\text{ V}$ ,  $T_a = -40\text{ to }+105^\circ\text{C}$ The ripple voltage must meet the allowable ripple frequency  $f_r(\text{VCC})$  within the range between the VCC upper limit and lower limit. When VCC change exceeds  $\text{VCC} \pm 10\%$ , the allowable voltage change rising/falling gradient  $dt/d\text{VCC}$  must be met.

| Item                                             | Symbol            | Min. | Typ. | Max. | Unit | Test Conditions                                             |
|--------------------------------------------------|-------------------|------|------|------|------|-------------------------------------------------------------|
| Allowable ripple frequency                       | $f_r(\text{VCC})$ | —    | —    | 10   | kHz  | Figure 5.7<br>$V_r(\text{VCC}) \leq \text{VCC} \times 0.2$  |
|                                                  |                   | —    | —    | 1    | MHz  | Figure 5.7<br>$V_r(\text{VCC}) \leq \text{VCC} \times 0.08$ |
|                                                  |                   | —    | —    | 10   | MHz  | Figure 5.7<br>$V_r(\text{VCC}) \leq \text{VCC} \times 0.06$ |
| Allowable voltage change rising/falling gradient | $dt/d\text{VCC}$  | 1.0  | —    | —    | ms/V | When VCC change exceeds $\text{VCC} \pm 10\%$               |

**Figure 5.7 Ripple Waveform****Table 5.15 DC Characteristics (13)**Conditions:  $1.8\text{ V} \leq \text{VCC} = \text{VCC\_USB} = \text{AVCC0} \leq 5.5\text{ V}$ ,  $\text{VSS} = \text{AVSS0} = \text{VSS\_USB} = 0\text{ V}$ ,  $T_a = -40\text{ to }+105^\circ\text{C}$ 

| Item                                              | Symbol           | Min. | Typ. | Max. | Unit          | Test Conditions |
|---------------------------------------------------|------------------|------|------|------|---------------|-----------------|
| Permissible error of VCL pin external capacitance | $C_{\text{VCL}}$ | 1.4  | 4.7  | 7.0  | $\mu\text{F}$ |                 |

Note: The recommended capacitance is  $4.7\text{ }\mu\text{F}$ . Variations in connected capacitors should be within the above range.

### 5.2.1 Normal I/O Pin Output Characteristics (1)

Figure 5.8 to Figure 5.12 show the characteristics when normal output is selected by the drive capacity control register.




Figure 5.8  $V_{OH}/V_{OL}$  and  $I_{OH}/I_{OL}$  Voltage Characteristics at  $T_a = 25^\circ\text{C}$  When Normal Output is Selected (Reference Data)




Figure 5.9  $V_{OH}/V_{OL}$  and  $I_{OH}/I_{OL}$  Temperature Characteristics at  $V_{CC} = 1.8\text{ V}$  When Normal Output is Selected (Reference Data)

### 5.2.3 Normal I/O Pin Output Characteristics (3)

Figure 5.18 to Figure 5.21 show the characteristics of the RIIC output pin.




Figure 5.18 V<sub>OL</sub> and I<sub>OL</sub> Voltage Characteristics of RIIC Output Pin at T<sub>a</sub> = 25°C (Reference Data)




Figure 5.19 V<sub>OL</sub> and I<sub>OL</sub> Temperature Characteristics of RIIC Output Pin at VCC = 2.7 V (Reference Data)




Figure 5.22 BCLK Pin Output Timing




Figure 5.23 EXTAL External Clock Input Timing




Figure 5.24 Main Clock Oscillation Start Timing





Figure 5.25 LOCO Clock Oscillation Start Timing




**Figure 5.30 Sub-Clock Oscillation Start Timing**

**Table 5.30 Timing of Recovery from Low Power Consumption Modes (3)**Conditions:  $1.8\text{ V} \leq V_{CC} = V_{CC\_USB} = AV_{CC0} \leq 5.5\text{ V}$ ,  $V_{SS} = AV_{SS0} = V_{REFL0} = V_{SS\_USB} = 0\text{ V}$ ,  $T_a = -40\text{ to }+105^\circ\text{C}$ 

| Item                                       |                |                                | Symbol      | Min. | Typ. | Max. | Unit          | Test Conditions |
|--------------------------------------------|----------------|--------------------------------|-------------|------|------|------|---------------|-----------------|
| Recovery time from software standby mode*1 | Low-speed mode | Sub-clock oscillator operating | $t_{SBYSC}$ | —    | 600  | 750  | $\mu\text{s}$ | Figure 5.34     |

Note 1. The sub-clock continues oscillating in software standby mode during low-speed mode.

**Figure 5.34 Software Standby Mode Recovery Timing****Table 5.31 Timing of Recovery from Low Power Consumption Modes (4)**Conditions:  $1.8\text{ V} \leq V_{CC} = V_{CC\_USB} = AV_{CC0} \leq 5.5\text{ V}$ ,  $V_{SS} = AV_{SS0} = V_{REFL0} = V_{SS\_USB} = 0\text{ V}$ ,  $T_a = -40\text{ to }+105^\circ\text{C}$ 

| Item                                 |                     | Symbol      | Min. | Typ. | Max. | Unit          | Test Conditions |
|--------------------------------------|---------------------|-------------|------|------|------|---------------|-----------------|
| Recovery time from deep sleep mode*1 | High-speed mode*2   | $t_{DSL P}$ | —    | 2    | 3.5  | $\mu\text{s}$ | Figure 5.35     |
|                                      | Middle-speed mode*3 | $t_{DSL P}$ | —    | 3    | 4    | $\mu\text{s}$ |                 |
|                                      | Low-speed mode*4    | $t_{DSL P}$ | —    | 400  | 500  | $\mu\text{s}$ |                 |

Note 1. Oscillators continue oscillating in deep sleep mode.

Note 2. When the frequency of the system clock is 32 MHz.

Note 3. When the frequency of the system clock is 12 MHz.


Note 4. When the frequency of the system clock is 32 kHz.

## 5.4 USB Characteristics

**Table 5.45 USB Characteristics (USB0\_DP and USB0\_DM Pin Characteristics)**

Conditions:  $3.0\text{ V} \leq VCC = VCC\_USB = AVCC < 3.6\text{ V}$  (when a regulator is not in use) or  $4.0\text{ V} \leq VCC = AVCC < 5.5\text{ V}$  (when a regulator is in use),  $VSS = AVSS0 = VSS\_USB = 0\text{ V}$ ,  $T_a = -40$  to  $+105^\circ\text{C}$

| Item                                      |                                | Symbol | Min.                           | Max.      | Unit      | Test Conditions |                                                                   |                             |
|-------------------------------------------|--------------------------------|--------|--------------------------------|-----------|-----------|-----------------|-------------------------------------------------------------------|-----------------------------|
| Input characteristics                     | Input high level voltage       |        | V <sub>IH</sub>                | 2.0       | —         | V               |                                                                   |                             |
|                                           | Input low level voltage        |        | V <sub>IL</sub>                | —         | 0.8       | V               |                                                                   |                             |
|                                           | Differential input sensitivity |        | V <sub>DI</sub>                | 0.2       | —         | V               | USB0_DP – USB0_DM                                                 |                             |
|                                           | Differential common mode range |        | V <sub>CM</sub>                | 0.8       | 2.5       | V               |                                                                   |                             |
| Output characteristics                    | Output high level voltage      |        | V <sub>OH</sub>                | 2.8       | VCC_USB   | V               | I <sub>OH</sub> = –200 μA                                         |                             |
|                                           | Output low level voltage       |        | V <sub>OL</sub>                | 0.0       | 0.3       | V               | I <sub>OL</sub> = 2 mA                                            |                             |
|                                           | Cross-over voltage             |        | V <sub>CRS</sub>               | 1.3       | 2.0       | V               |                                                                   | Figure 5.65,<br>Figure 5.66 |
|                                           | Rise time                      | FS     | t <sub>r</sub>                 | 4         | 20        | ns              |                                                                   |                             |
|                                           |                                | LS     |                                | 75        | 300       |                 |                                                                   |                             |
|                                           | Fall time                      | FS     | t <sub>f</sub>                 | 4         | 20        | ns              |                                                                   |                             |
|                                           |                                | LS     |                                | 75        | 300       |                 |                                                                   |                             |
|                                           | Rise/fall time ratio           | FS     | t <sub>r</sub> /t <sub>f</sub> | 90        | 111.11    | %               | t <sub>r</sub> /t <sub>f</sub>                                    |                             |
|                                           |                                | LS     |                                | 80        | 125       |                 |                                                                   |                             |
|                                           | Output resistance              |        | Z <sub>DRV</sub>               | 28        | 44        | Ω               | (Adjusting the resistance by external elements is not necessary.) |                             |
| VBUS characteristics                      | VBUS input voltage             |        | V <sub>IH</sub>                | VCC × 0.8 | —         | V               |                                                                   |                             |
|                                           |                                |        | V <sub>IL</sub>                | —         | VCC × 0.2 | V               |                                                                   |                             |
| Pull-up, pull-down                        | Pull-down resistor             |        | R <sub>PD</sub>                | 14.25     | 24.80     | kΩ              |                                                                   |                             |
|                                           | Pull-up resistor               |        | R <sub>PUI</sub>               | 0.9       | 1.575     | kΩ              | During idle state                                                 |                             |
|                                           |                                |        | R <sub>PUA</sub>               | 1.425     | 3.09      | kΩ              | During reception                                                  |                             |
| Battery Charging Specification<br>Ver 1.2 | D+ sink current                |        | I <sub>DP_SINK</sub>           | 25        | 175       | μA              |                                                                   |                             |
|                                           | D- sink current                |        | I <sub>DM_SINK</sub>           | 25        | 175       | μA              |                                                                   |                             |
|                                           | DCD source current             |        | I <sub>DP_SRC</sub>            | 7         | 13        | μA              |                                                                   |                             |
|                                           | Data detection voltage         |        | V <sub>DAT_REF</sub>           | 0.25      | 0.4       | V               |                                                                   |                             |
|                                           | D+ source current              |        | V <sub>DP_SRC</sub>            | 0.5       | 0.7       | V               | Output current = 250 μA                                           |                             |
|                                           | D- source current              |        | V <sub>DM_SRC</sub>            | 0.5       | 0.7       | V               | Output current = 250 μA                                           |                             |

**Figure 5.65 USB0\_DP and USB0\_DM Output Timing**



**Table 5.47 A/D Conversion Characteristics (2)**

Conditions:  $2.4\text{ V} \leq V_{CC} = V_{CC\_USB} = AVCC0 \leq 5.5\text{ V}$ ,  $2.4\text{ V} \leq V_{REFH0} \leq AVCC0$ , reference voltage =  $V_{REFH0}$  selected,  
 $V_{SS} = AVSS0 = V_{REFL0} = V_{SS\_USB} = 0\text{ V}$ ,  $T_a = -40\text{ to }+105^\circ\text{C}$

| Item                                                  |                                                           | Min. | Typ.  | Max. | Unit | Test Conditions                                                                     |
|-------------------------------------------------------|-----------------------------------------------------------|------|-------|------|------|-------------------------------------------------------------------------------------|
| Frequency                                             |                                                           | 1    | —     | 32   | MHz  |                                                                                     |
| Resolution                                            |                                                           | —    | —     | 12   | Bit  |                                                                                     |
| Conversion time*1<br>(Operation at<br>PCLKD = 32 MHz) | Permissible signal<br>source impedance<br>(Max.) = 1.3 kΩ | 1.41 | —     | —    | μs   | High-precision channel<br>The ADCSR.ADHSC bit is 0<br>The ADSSTRn register is 0Dh   |
|                                                       |                                                           | 2.25 | —     | —    |      | Normal-precision channel<br>The ADCSR.ADHSC bit is 0<br>The ADSSTRn register is 28h |
| Analog input capacitance                              | Cs                                                        | —    | —     | 15   | pF   | Pin capacitance included<br>Figure 5.68                                             |
| Analog input resistance                               | Rs                                                        | —    | —     | 2.5  | kΩ   | Figure 5.68                                                                         |
| Offset error                                          |                                                           | —    | ±0.5  | ±4.5 | LSB  |                                                                                     |
| Full-scale error                                      |                                                           | —    | ±0.75 | ±4.5 | LSB  |                                                                                     |
| Quantization error                                    |                                                           | —    | ±0.5  | —    | LSB  |                                                                                     |
| Absolute accuracy                                     |                                                           | —    | ±1.25 | ±5.0 | LSB  | High-precision channel                                                              |
|                                                       |                                                           |      |       | ±8.0 | LSB  | Other than above                                                                    |
| DNL differential non-linearity error                  |                                                           | —    | ±1.0  | —    | LSB  |                                                                                     |
| INL integral non-linearity error                      |                                                           | —    | ±1.0  | ±4.5 | LSB  |                                                                                     |

Note: The characteristics apply when no pin functions other than A/D converter input are used. Absolute accuracy includes quantization errors. Offset error, full-scale error, DNL differential non-linearity error, and INL integral non-linearity error do not include quantization errors.

Note 1. The conversion time is the sum of the sampling time and the comparison time. As the test conditions, the number of sampling states is indicated.

## 5.9 CTSU Characteristics

**Table 5.57 CTSU Characteristics**Conditions:  $1.8\text{ V} \leq V_{CC} = V_{CC\_USB} = AV_{CC0} \leq 5.5\text{ V}$ ,  $V_{SS} = AV_{SS0} = V_{SS\_USB} = 0\text{ V}$ ,  $T_a = -40\text{ to }+105^\circ\text{C}$ 

| Item                                        | Symbol          | Min. | Typ. | Max. | Unit | Test Conditions                               |
|---------------------------------------------|-----------------|------|------|------|------|-----------------------------------------------|
| External capacitance connected to TSCAP pin | $C_{tscap}$     | 9    | 10   | 11   | nF   |                                               |
| TS pin capacitive load                      | $C_{base}$      | —    | —    | 50   | pF   |                                               |
| Permissible output high current             | $\Sigma I_{OH}$ | —    | —    | −24  | mA   | When the mutual capacitance method is applied |

## 5.10 Characteristics of Power-On Reset Circuit and Voltage Detection Circuit

**Table 5.58 Characteristics of Power-On Reset Circuit and Voltage Detection Circuit (1)**Conditions:  $1.8\text{ V} \leq V_{CC} = V_{CC\_USB} = AV_{CC0} \leq 5.5\text{ V}$ ,  $V_{SS} = AV_{SS0} = V_{SS\_USB} = 0\text{ V}$ ,  $T_a = -40\text{ to }+105^\circ\text{C}$ 

| Item                    |                                    | Symbol              | Min. | Typ. | Max. | Unit | Test Conditions                    |
|-------------------------|------------------------------------|---------------------|------|------|------|------|------------------------------------|
| Voltage detection level | Power-on reset (POR)               | V <sub>POR</sub>    | 1.35 | 1.50 | 1.65 | V    | Figure 5.73, Figure 5.74           |
|                         | Voltage detection circuit (LVD0)*1 | V <sub>det0_0</sub> | 3.67 | 3.84 | 3.97 | V    | Figure 5.75<br>At falling edge VCC |
|                         |                                    | V <sub>det0_1</sub> | 2.70 | 2.82 | 3.00 |      |                                    |
|                         |                                    | V <sub>det0_2</sub> | 2.37 | 2.51 | 2.67 |      |                                    |
|                         |                                    | V <sub>det0_3</sub> | 1.80 | 1.90 | 1.99 |      |                                    |
|                         | Voltage detection circuit (LVD1)*2 | V <sub>det1_0</sub> | 4.12 | 4.29 | 4.42 | V    | Figure 5.76<br>At falling edge VCC |
|                         |                                    | V <sub>det1_1</sub> | 3.98 | 4.14 | 4.28 |      |                                    |
|                         |                                    | V <sub>det1_2</sub> | 3.86 | 4.02 | 4.16 |      |                                    |
|                         |                                    | V <sub>det1_3</sub> | 3.68 | 3.84 | 3.98 |      |                                    |
|                         |                                    | V <sub>det1_4</sub> | 2.99 | 3.10 | 3.29 |      |                                    |
|                         |                                    | V <sub>det1_5</sub> | 2.89 | 3.00 | 3.19 |      |                                    |
|                         |                                    | V <sub>det1_6</sub> | 2.79 | 2.90 | 3.09 |      |                                    |
|                         |                                    | V <sub>det1_7</sub> | 2.68 | 2.79 | 2.98 |      |                                    |
|                         |                                    | V <sub>det1_8</sub> | 2.57 | 2.68 | 2.87 |      |                                    |
|                         |                                    | V <sub>det1_9</sub> | 2.47 | 2.58 | 2.67 |      |                                    |
|                         |                                    | V <sub>det1_A</sub> | 2.37 | 2.48 | 2.57 |      |                                    |
|                         |                                    | V <sub>det1_B</sub> | 2.10 | 2.20 | 2.30 |      |                                    |
|                         |                                    | V <sub>det1_C</sub> | 1.86 | 1.96 | 2.06 |      |                                    |
|                         |                                    | V <sub>det1_D</sub> | 1.80 | 1.86 | 1.96 |      |                                    |
|                         | Voltage detection circuit (LVD2)*3 | V <sub>det2_0</sub> | 4.08 | 4.29 | 4.48 | V    | Figure 5.77<br>At falling edge VCC |
|                         |                                    | V <sub>det2_1</sub> | 3.95 | 4.14 | 4.35 |      |                                    |
|                         |                                    | V <sub>det2_2</sub> | 3.82 | 4.02 | 4.22 |      |                                    |
|                         |                                    | V <sub>det2_3</sub> | 3.62 | 3.84 | 4.02 |      |                                    |

Note: These characteristics apply when noise is not superimposed on the power supply. When a setting is made so that the voltage detection level overlaps with that of the voltage detection circuit (LVD2), it cannot be specified which of LVD1 and LVD2 is used for voltage detection.

Note 1. n in the symbol  $V_{det0\_n}$  denotes the value of the OFS1.VDSEL[1:0] bits.

Note 2. n in the symbol  $V_{det1\_n}$  denotes the value of the LVDLVLRLVD1LVL[3:0] bits.

Note 3. n in the symbol  $V_{det2\_n}$  denotes the value of the LVDLVLRLVD2LVL[1:0] bits.




Figure 5.73 Voltage Detection Reset Timing




Figure 5.74 Power-On Reset Timing





Figure 5.75 Voltage Detection Circuit Timing (Vdet0)

**Figure 5.82 Connecting Capacitors (48 Pins)**




Figure E 64-Pin LFQFP (PLQP0064KB-C)