

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Not For New Designs
Core Processor	RXv2
Core Size	32-Bit Single-Core
Speed	54MHz
Connectivity	CANbus, I ² C, IrDA, SCI, SD/SDIO, SPI, SSI, USB OTG
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	43
Program Memory Size	384КВ (384К х 8)
Program Memory Type	FLASH
EEPROM Size	8K x 8
RAM Size	64K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 12x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-WFQFN Exposed Pad
Supplier Device Package	64-HWQFN (9x9)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f52317bdnd-u0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Classification	Module/Function	Description
Low power consumption	Low power consumption functions	 Module stop function Three low power consumption modes Sleep mode, deep sleep mode, and software standby mode
	Function for lower operating power consumption	 Low power timer that operates during the software standby state Operating power control modes High-speed operating mode, middle-speed operating mode, and low-speed operating mode
Interrupt	Interrupt controller (ICUb)	 Interrupt vectors: 167 External interrupts: 9 (NMI, IRQ0 to IRQ7 pins) Non-maskable interrupts: 7 (NMI pin, oscillation stop detection interrupt, voltage monitoring 1 interrupt, voltage monitoring 2 interrupt, WDT interrupt, IWDT interrupt, and VBATT power monitorin interrupt) 16 levels specifiable for the order of priority
External bus exte	nsion	 The external address space can be divided into four areas (CS0 to CS3), each with independent control of access settings. Capacity of each area: 16 Mbytes (CS0 to CS3) A chip-select signal (CS0# to CS3#) can be output for each area. Each area is specifiable as an 8-bit or 16-bit bus space The data arrangement in each area is selectable as little or big endian (only for data). Bus format: Separate bus, multiplex bus Wait control Write buffer facility
DMA	DMA controller (DMACA)	 4 channels Three transfer modes: Normal transfer, repeat transfer, and block transfer Activation sources: Software trigger, external interrupts, and interrupt requests from peripheral functions
	Data transfer controller (DTCa)	 Transfer modes: Normal transfer, repeat transfer, and block transfer Activation sources: Interrupts Chain transfer function
I/O ports	General I/O ports	100-pin/64-pin/48-pin I/O: 79/43/30 (RX231 Group), 83/47/34 (RX230 Group) • Input: 1/1/1 Pull-up resistors: 79/43/30(RX231 Group), 83/47/34 (RX230 Group) • Open-drain outputs: 58/34/26 • 5-V tolerance: 8/5/5
Event link control	ler (ELC)	 Event signals of 61 types can be directly connected to the module Operations of timer modules are selectable at event input Capable of event link operation for port B and port E
Multi-function pin	controller (MPC)	Capable of selecting the input/output function from multiple pins
Timers	16-bit timer pulse unit (TPUa)	 (16 bits × 6 channels) × 1 unit Maximum of 16 pulse-input/output possible Select from among seven or eight counter-input clock signals for each channel Supports the input capture/output compare function Output of PWM waveforms in up to 15 phases in PWM mode Support for buffered operation, phase-counting mode (two-phase encoder input) and cascade connected operation (32 bits × 2 channels) depending on the channel. Capable of generating conversion start triggers for the A/D converters Signals from the input capture pins are input via a digital filter Clock frequency measuring method
	Multi-function timer pulse unit 2 (MTU2a)	 (16 bits × 6 channels) × 1 unit Up to 16 pulse-input/output lines and three pulse-input lines are available based on the six 16-bit timer channels Select from among eight or seven counter-input clock signals for each channel (PCLK/1, PCLK/4, PCLK/16, PCLK/64, PCLK/256, PCLK/1024, MTCLKA, MTCLKB, MTCLKC, MTCLKD) other than channel 5, for which only four signals are available. Input capture function 21 output compare/input capture registers Pulse output mode Reset synchronous PWM mode Phase-counting mode Capable of generating conversion start triggers for the A/D converter
	Port output enable 2 (POE2a)	Controls the high-impedance state of the MTU's waveform output pins
	Compare match timer (CMT)	 (16 bits × 2 channels) × 2 units Select from among four clock signals (PCLK/8, PCLK/32, PCLK/128, PCLK/512)
	Watchdog timer (WDTA)	 14 bits x 1 channel Select from among six counter-input clock signals (PCLK/4, PCLK/64, PCLK/128, PCLK/512, PCLK 2048, PCLK/8192)


Table 1.1Outline of Specifications (2/4)



Group	Part No.	Order Part No.	Package	ROM Capacity	RAM Capacity	E2 DataFlash	Operating Frequency	Security Function	SDHI	CAN	Operating Temperature
RX231	R5F52316ADFL	R5F52316ADFL#30	PLQP0048KB-B	256 Kbytes	32 Kbytes	8 Kbytes	54 MHz	Not available	Not available	Available	–40 to +85°C
	R5F52316CDFL	R5F52316CDFL#30						Not available	Not available	Not available	
	R5F52315ADLA	R5F52315ADLA#20	PTLG0100KA-A	128 Kbytes	32 Kbytes	8 Kbytes	54 MHz	Not available	Not available	Available	-40 to +85°C
	R5F52315CDLA	R5F52315CDLA#20						Not available	Not available	Not available	
	R5F52315ADFP	R5F52315ADFP#30	PLQP0100KB-B					Not available	Not available	Available	
	R5F52315CDFP	R5F52315CDFP#30						Not available	Not available	Not available	
	R5F52315CDLF	R5F52315CDLF#20	PWLG0064KA-A					Not available	Not available	Not available	-
	R5F52315ADND	R5F52315ADND#U0	PWQN0064KC-A					Not available	Not available	Available	-
	R5F52315CDND	R5F52315CDND#U0						Not available	Not available	Not available	-
	R5F52315ADFM	R5F52315ADFM#30	PLQP0064KB-C					Not available	Not available	Available	-
	R5F52315CDFM	R5F52315CDFM#30						Not available	Not available	Not available	
	R5F52315ADNE	R5F52315ADNE#U0	PWQN0048KB-A					Not available	Not available	Available	
	R5F52315CDNE	R5F52315CDNE#U0						Not available	Not available	Not available	
	R5F52315ADFL	R5F52315ADFL#30	PLQP0048KB-B					Not available	Not available	Available	
	R5F52315CDFL	R5F52315CDFL#30						Not available	Not available	Not available	-
RX230	R5F52306ADLA	R5F52306ADLA#20	PTLG0100KA-A	256 Kbytes	32 Kbytes	8 Kbytes	54 MHz	Not available	Not available	Not available	-40 to +85°C
	R5F52306ADFP	R5F52306ADFP#30	PLQP0100KB-B					Not available	Not available	Not available	
	R5F52306ADLF	R5F52306ADLF#20	PWLG0064KA-A					Not available	Not available	Not available	
	R5F52306ADND	R5F52306ADND#U0	PWQN0064KC-A					Not available	Not available	Not available	-
	R5F52306ADFM	R5F52306ADFM#30	PLQP0064KB-C					Not available	Not available	Not available	-
	R5F52306ADNE	R5F52306ADNE#U0	PWQN0048KB-A					Not available	Not available	Not available	-
	R5F52306ADFL	R5F52306ADFL#30	PLQP0048KB-B					Not available	Not available	Not available	-
	R5F52305ADLA	R5F52305ADLA#20	PTLG0100KA-A	128 Kbytes				Not available	Not available	Not available	-
	R5F52305ADFP	R5F52305ADFP#30	PLQP0100KB-B					Not available	Not available	Not available	-
	R5F52305ADLF	R5F52305ADLF#20	PWLG0064KA-A					Not available	Not available	Not available	
	R5F52305ADND	R5F52305ADND#U0	PWQN0064KC-A					Not available	Not available	Not available	
	R5F52305ADFM	R5F52305ADFM#30	PLQP0064KB-C				Not available	Not available	Not available		
	R5F52305ADNE	R5F52305ADNE#U0	PWQN0048KB-A					Not available	Not available	Not available	
	R5F52305ADFL	R5F52305ADFL#30	PLQP0048KB-B	1				Not available	Not available	Not available	1

Table 1.3List of Products: D Version ($T_a = -40$ to +85°C) (2/2)









Pin No.	Power Supply, Clock, System Control	I/O Port	External Bus	Timers (MTU, TPU, TMR, RTC, CMT, POE, CAC)	Communications (SCI, RSPI, RIIC, RSCAN, USB, SSI)	Memory Interface (SDHI)	Touch sensing	Others
42		P52	RD#				TS18	
43		P51	WR1#/BC1#/ WAIT#				TS19	
44		P50	WR0#/WR#				TS20	
45	UB	PC7	A23/CS0#	MTIOC3A/MTCLKB/TMO2	TXD8/SMOSI8/SSDA8/ MISOA			CACREF
46		PC6	A22/CS1#	MTIOC3C/MTCLKA/TMCI2	RXD8/SMISO8/SSCL8/ MOSIA		TS22	
47		PC5	A21/CS2#/ WAIT#	MTIOC3B/MTCLKD/TMRI2	SCK8/RSPCKA		TS23	
48		PC4	A20/CS3#	MTIOC3D/MTCLKC/TMCI1/ POE0#	SCK5/CTS8#/RTS8#/ SS8#/SSLA0	SDHI_D1	TSCAP	
49		PC3	A19	MTIOC4D/TCLKB	TXD5/SMOSI5/SSDA5/ IRTXD5	SDHI_D0	TS27	
50		PC2	A18	MTIOC4B/TCLKA	RXD5/SMISO5/SSCL5/ SSLA3/ IRRXD5	SDHI_D3	TS30	
51		PC1	A17	MTIOC3A/TCLKD	SCK5/SSLA2		TS33	
52		PC0	A16	MTIOC3C/TCLKC	CTS5#/RTS5#/SS5#/ SSLA1		TS35	
53		PB7	A15	MTIOC3B/TIOCB5	TXD9/SMOSI9/SSDA9	SDHI_D2		
54		PB6	A14	MTIOC3D/TIOCA5	RXD9/SMISO9/SSCL9	SDHI_D1		
55		PB5	A13	MTIOC2A/MTIOC1B/ TMRI1/POE1#/TIOCB4	SCK9/USB0_VBUS	SDHI_CD		
56		PB4	A12	TIOCA4	CTS9#/RTS9#/SS9#			
57		PB3	A11	MTIOC0A/MTIOC4A/TMO0/ POE3#/TIOCD3/TCLKD	SCK6	SDHI_W P		
58		PB2	A10	TIOCC3/TCLKC	CTS6#/RTS6#/SS6#			
59		PB1	A9	MTIOC0C/MTIOC4C/ TMCI0/TIOCB3	TXD6/SMOSI6/SSDA6	SDHI_CL K		IRQ4/ CMPOB1
60	VCC							
61		PB0	A8	MTIC5W/TIOCA3	RXD6/SMISO6/SSCL6/ RSPCKA	SDHI_C MD		
62	VSS							
63		PA7	A7	TIOCB2	MISOA			
64		PA6	A6	MTIC5V/MTCLKB/TMCI3/ POE2#/TIOCA2	CTS5#/RTS5#/SS5#/ MOSIA/SSIWS0			
65		PA5	A5	TIOCB1	RSPCKA			
66		PA4	A4	MTIC5U/MTCLKA/TMRI0/ TIOCA1	TXD5/SMOSI5/SSDA5/ SSLA0/SSITXD0/IRTXD5			IRQ5 / CVREFB1
67		PA3	A3	MTIOC0D/MTCLKD/ TIOCD0/TCLKB	RXD5/SMISO5/SSCL5/ SSIRXD0/IRRXD5			IRQ6 /CMPB [*]
68		PA2	A2		RXD5/SMISO5/SSCL5/ SSLA3/IRRXD5			
69		PA1	A1	MTIOC0B/MTCLKC/ TIOCB0	SCK5/SSLA2/SSISCK0			040055
70 71		PA0	A0/BC0#	MTIOC4A/TIOCA0	SSLA1			CACREF
71 72		PE7 PE6	D15[A15/D15]					IRQ7/AN023 IRQ6/AN022
72		PE5	D13[A13/D13]	MTIOC4C/MTIOC2B				IRQ5/AN022 IRQ5/AN021/ CMPOB0
74		PE4	D12[A12/D12]	MTIOC4D/MTIOC1A				AN020/ CMPA2/ CLKOUT
75		PE3	D11[A11/D11]	MTIOC4B/POE8#	CTS12#/RTS12#/SS12#/ AUDIO_MCLK			AN019/ CLKOUT
76		PE2	D10[A10/D10]	MTIOC4A	RXD12/RXDX12/ SMISO12/SSCL12			IRQ7/AN018/ CVREFB0
77		PE1	D9[A9/D9]	MTIOC4C	TXD12/TXDX12/SIOX12/ SMOSI12/SSDA12			AN017/ CMPB0
78		PE0	D8[A8/D8]		SCK12			AN016

 Table 1.7
 List of Pins and Pin Functions (100-Pin LFQFP) (2/3)



Pin No.	Power Supply, Clock, System Control	I/O Port	Timers (MTU, TPU, TMR, RTC, CMT, POE, CAC)	Communications (SCI, RSPI, RIIC, RSCAN, USB, SSI)	Memory Interface (SDHI)	Touch sensing	Others
A1		P05					DA1
42	AVCC0						
43	VREFH0						
44	VREFL0						
A5	VREFH						
A6	VREFL						
A7		PE2	MTIOC4A	RXD12/RXDX12/SMISO12/ SSCL12			IRQ7/AN018/ CVREFB0
48		PE3	MTIOC4B/POE8#	CTS12#/RTS12#/SS12#/ AUDIO_MCLK			AN019/CLKOUT
31	VCL						
32	AVSS0						
33		P40					AN000
34		P42					AN002
35		P44					AN004
B6		P46					AN006
B7		PE1	MTIOC4C	TXD12/TXDX12/SIOX12/ SMOSI12/SSDA12			AN017/CMPB0
B8		PE4	MTIOC4D/MTIOC1A				AN020/CMPA2/ CLKOUT
C1	XCIN						
C2	MD						FINED
23		P03					DA0
24		P41					AN001
C5		P43					AN003
26		PE0		SCK12			AN016
C7		PE5	MTIOC4C/MTIOC2B				IRQ5/AN021/ CMPOB0
C8		PA0	MTIOC4A/TIOCA0	SSLA1			CACREF
D1	XCOUT						
D2	RES#						
D3		P27	MTIOC2B/TMCI3	SCK1/ SSIWS0		TS2	CVREFB3
D4		P14	MTIOC3A/MTCLKA/TMRI2/ TIOCB5/TCLKA	CTS1#/RTS1#/SS1#/CTXD0/ USB0_OVRCURA		TS13	IRQ4/CVREFB2
D5		PA6	MTIC5V/MTCLKB/TMCI3/POE2#/ TIOCA2	CTS5#/RTS5#/SS5#/MOSIA/ SSIWS0			
D6		PA4	MTIC5U/MTCLKA/TMRI0/TIOCA1	TXD5/SMOSI5/SSDA5/SSLA0/ SSITXD0/IRTXD5			IRQ5 /CVREFB ²
D7	1	PA1	MTIOC0B/MTCLKC/TIOCB0	SCK5/SSLA2/SSISCK0		1	
D8		PA3	MTIOC0D/MTCLKD/TIOCD0/ TCLKB	RXD5/SMISO5/SSCL5/SSIRXD0/ IRRXD5			IRQ6 /CMPB1
E1	VSS						
E2	VBATT						
E3		P30	MTIOC4B/TMRI3/POE8#/RTCIC0	RXD1/SMISO1/SSCL1/ AUDIO_MCLK			IRQ0/CMPOB3
Ξ4		P16	MTIOC3C/MTIOC3D/TMO2/ TIOCB1/TCLKC/RTCOUT	TXD1/SMOSI1/SSDA1/MOSIA/ SCL/USB0_VBUS/ USB0_VBUSEN/ USB0_OVRCURB			IRQ6/ADTRG0#
E5		PC4	MTIOC3D/MTCLKC/TMCI1/ POE0#	SCK5/CTS8#/RTS8#/SS8#/ SSLA0	SDHI_D1	TSCAP	
Ξ6	VCC	1				1	
E7	VSS	1			ł	ł	
E8		PB0	MTIC5W/TIOCA3	RXD6/SMISO6/SSCL6/RSPCKA	SDHI_C MD		
F1	VCC					<u> </u>	
-2	UPSEL	P35					NMI
F3	1	P31	MTIOC4D/TMCI2/RTCIC1	CTS1#/RTS1#/SS1#/SSISCK0		1	IRQ1

Table 1.8 List of Pins and Pin Functions (64-Pin WFLGA) (1/2)



Pin No.	Power Supply, Clock, System Control	I/O Port	Timers (MTU, TPU, TMR, RTC, CMT, POE, CAC)	Communications (SCI, RSPI, RIIC, RSCAN, USB, SSI)	Memory Interface (SDHI)	Touch sensing	Others
		P03					DA0
	VCL						
	MD						FINED
	XCIN						
	XCOUT						
	RES#						
	XTAL	P37					
;	VSS						
1	EXTAL	P36					
0	VCC						
1	UPSEL	P35					NMI
2	VBATT						
3		P31	MTIOC4D/TMCI2/RTCIC1	CTS1#/RTS1#/SS1#/SSISCK0			IRQ1
4		P30	MTIOC4B/TMRI3/POE8#/RTCIC0	RXD1/SMISO1/SSCL1/ AUDIO MCLK			IRQ0/CMPOB3
5				SCK1/SSIWS0		TS2	CVREFB3
6		P26 MTIOC2A/TMO1 TXD1/SMOSI1/SSDA1/ USB0_VBUSEN/SSIRXD0			TS3	CMPB3	
7		P17 MTIOC3A/MTIOC3B/TMO1/ POE8#/TIOCB0/TCLKD SCK1/MISOA/SDA/SSITXD0				IRQ7/ CMPOB2	
18		P16	MTIOC3C/MTIOC3D/TMO2/ TIOCB1/TCLKC/RTCOUT	TXD1/SMOSI1/SSDA1/MOSIA/ SCL/USB0_VBUS/ USB0_VBUSEN/ USB0_OVRCURB			IRQ6/ADTRG0
9		P15 MTIOC0B/MTCLKB/TMCl2/ TIOCB2/TCLKB		RXD1/SMISO1/SSCL1/CRXD0		TS12	IRQ5/CMPB2
20		P14	MTIOC3A/MTCLKA/TMRI2/ TIOCB5/TCLKA	CTS1#/RTS1#/SS1#/CTXD0/ USB0_OVRCURA		TS13	IRQ4/CVREFB2
21	VCC_USB*1	PH3*1	TMCI0*1				
2		PH2*1	TMRI0*1	USB0_DM*1			IRQ1*1
3		PH1*1	TMO0*1	USB0_DP*1			IRQ0*1
4	VSS_USB*1	PH0*1					CACREF*1
5		P55	MTIOC4D/TMO3	CRXD0		TS15	
6		P54	MTIOC4B/TMCI1	CTXD0		TS16	
27	UB	PC7	MTIOC3A/MTCLKB/TMO2	TXD8/SMOSI8/SSDA8/MISOA			CACREF
8		PC6	MTIOC3C/MTCLKA/TMCI2	RXD8/SMISO8/SSCL8/MOSIA/ USB0_EXICEN		TS22	
9		PC5	MTIOC3B/MTCLKD/TMRI2	SCK8/RSPCKA/USB0_ID		TS23	
0		PC4	MTIOC3D/MTCLKC/TMCI1/ POE0#	SCK5/CTS8#/RTS8#/SS8#/ SSLA0	SDHI_D1	TSCAP	
1		PC3	MTIOC4D/TCLKB	TXD5/SMOSI5/SSDA5/ IRTXD5	SDHI_D0	TS27	1
32		PC2	MTIOC4B/TCLKA	RXD5/SMISO5/SSCL5/SSLA3/ IRRXD5	SDHI_D3	TS30	
3		PB7/PC1	MTIOC3B/TIOCB5	TXD9/SMOSI9/SSDA9	SDHI_D2		
4	1	PB6/PC0	MTIOC3D/TIOCA5	RXD9/SMISO9/SSCL9	 SDHI_D1		
5		PB5	MTIOC2A/MTIOC1B/TMRI1/ POE1#/TIOCB4	SCK9/USB0_VBUS	SDHI_CD		
6		PB3	MTIOC0A/MTIOC4A/TMO0/ POE3#/TIOCD3/TCLKD	SCK6	SDHI_W P		
37		PB1	MTIOC0C/MTIOC4C/TMCI0/ TIOCB3	TXD6/SMOSI6/SSDA6	SDHI_CL K		IRQ4/ CMPOB1
88	VCC	1			1	1	1
9		PB0	MTIC5W/TIOCA3	RXD6/SMISO6/SSCL6/RSPCKA	SDHI_C MD		
0	VSS				1		1
1		PA6	MTIC5V/MTCLKB/TMCI3/POE2#/ TIOCA2	CTS5#/RTS5#/SS5#/MOSIA/ SSIWS0	1		

Table 1.9 List of Pins and Pin Functions (64-Pin LFQFP/HWQFN) (1/2)



2. CPU

Figure 2.1 shows register set of the CPU.

	General-purpose register	Control register
	b31 b0	b31 b
	R0 (SP) ^{*1}	ISP (Interrupt stack pointer)
	R1	USP (User stack pointer)
	R2	INTR (Interrupt toble register)
	R3	INTB (Interrupt table register)
	R4	PC (Program counter)
	R5	
	R6	PSW (Processor status word)
	R7	BPC (Backup PC)
	R8	
	R9	BPSW (Backup PSW)
	R10	FINTV (Fast interrupt vector register)
	R11	
	R12	FPSW (Floating-point status word)
	R13	EXTB (Exception table register)
	R14	
	R15	
DSP ins p71	truction register	b
	ACC0 (Accumul	ator 0)
	ACC1 (Accumul	ator 1)

Figure 2.1 Register Set of the CPU



Table 4.1 List of I/O Registers (Address Order) (26/33)

	Module		Register	Number	Access	Number of Access Cycles			
ddress	Symbol	Register Name	Symbol	of Bits	Size	$\textbf{ICLK} \geq \textbf{PCLK}$	ICLK <pclk< th=""></pclk<>		
00A 83DEh	RSCAN	Receive Rule Entry Register 5AH	GAFLIDH5	16	16	2 or 3 PCLKB	2 ICLK		
0A 83DEh	RSCAN	Receive Buffer Register 3DH	RMDF33	16	16	2 or 3 PCLKB	2 ICLK		
0A 83E0h	RSCAN	Receive Rule Entry Register 5BL	GAFLML5	16	16	2 or 3 PCLKB	2 ICLK		
00A 83E0h	RSCAN	Receive Buffer Register 4AL	RMIDL4	16	16	2 or 3 PCLKB	2 ICLK		
00A 83E2h	RSCAN	Receive Rule Entry Register 5BH	GAFLMH5	16	16	2 or 3 PCLKB	2 ICLK		
00A 83E2h	RSCAN	Receive Buffer Register 4AH	RMIDH4	16	16	2 or 3 PCLKB	2 ICLK		
00A 83E4h	RSCAN	Receive Rule Entry Register 5CL	GAFLPL5	16	16	2 or 3 PCLKB	2 ICLK		
00A 83E4h	RSCAN	Receive Buffer Register 4BL	RMTS4	16	16	2 or 3 PCLKB	2 ICLK		
00A 83E6h	RSCAN	Receive Rule Entry Register 5CH	GAFLPH5	16	16	2 or 3 PCLKB	2 ICLK		
00A 83E6h	RSCAN	Receive Buffer Register 4BH	RMPTR4	16	16	2 or 3 PCLKB	2 ICLK		
0A 83E8h	RSCAN	Receive Rule Entry Register 6AL	GAFLIDL6	16	16	2 or 3 PCLKB	2 ICLK		
00A 83E8h	RSCAN	Receive Buffer Register 4CL	RMDF04	16	16	2 or 3 PCLKB	2 ICLK		
00A 83EAh	RSCAN	Receive Rule Entry Register 6AH	GAFLIDH6	16	16	2 or 3 PCLKB	2 ICLK		
0A 83EAh	RSCAN	Receive Buffer Register 4CH	RMDF14	16	16	2 or 3 PCLKB	2 ICLK		
0A 83ECh	RSCAN	Receive Rule Entry Register 6BL	GAFLML6	16	16	2 or 3 PCLKB	2 ICLK		
0A 83ECh	RSCAN	Receive Buffer Register 4DL	RMDF24	16	16	2 or 3 PCLKB	2 ICLK		
00A 83EEh	RSCAN	Receive Rule Entry Register 6BH	GAFLMH6	16	16	2 or 3 PCLKB	2 ICLK		
00A 83EEh	RSCAN	Receive Buffer Register 4DH	RMDF34	16	16	2 or 3 PCLKB	2 ICLK		
00A 83F0h	RSCAN	Receive Rule Entry Register 6CL	GAFLPL6	16	16	2 or 3 PCLKB	2 ICLK		
00A 83F0h	RSCAN	Receive Buffer Register 5AL	RMIDL5	16	16	2 or 3 PCLKB	2 ICLK		
00A 83F2h	RSCAN	Receive Rule Entry Register 6CH	GAFLPH6	16	16	2 or 3 PCLKB	2 ICLK		
00A 83F2h	RSCAN	Receive Buffer Register 5AH	RMIDH5	16	16	2 or 3 PCLKB	2 ICLK		
00A 83F4h	RSCAN	Receive Rule Entry Register 7AL	GAFLIDL7	16	16	2 or 3 PCLKB	2 ICLK		
00A 83F4h	RSCAN	Receive Buffer Register 5BL	RMTS5	16	16	2 or 3 PCLKB	2 ICLK		
00A 83F6h	RSCAN	Receive Rule Entry Register 7AH	GAFLIDH7	16	16	2 or 3 PCLKB	2 ICLK		
00A 83F6h	RSCAN	Receive Buffer Register 5BH	RMPTR5	16	16	2 or 3 PCLKB	2 ICLK		
00A 83F8h	RSCAN	Receive Rule Entry Register 7BL	GAFLML7	16	16	2 or 3 PCLKB	2 ICLK		
00A 83F8h	RSCAN	Receive Buffer Register 5CL	RMDF05	16	16	2 or 3 PCLKB	2 ICLK		
00A 83FAh	RSCAN	Receive Rule Entry Register 7BH	GAFLMH7	16	16	2 or 3 PCLKB	2 ICLK		
00A 83FAh	RSCAN	Receive Buffer Register 5CH	RMDF15	16	16	2 or 3 PCLKB	2 ICLK		
00A 83FCh	RSCAN	Receive Rule Entry Register 7CL	GAFLPL7	16	16	2 or 3 PCLKB	2 ICLK		
00A 83FCh	RSCAN	Receive Buffer Register 5DL	RMDF25	16	16	2 or 3 PCLKB	2 ICLK		
0A 83FEh	RSCAN	Receive Rule Entry Register 7CH	GAFLPH7	16	16	2 or 3 PCLKB	2 ICLK		
0A 83FEh	RSCAN	Receive Buffer Register 5DH	RMDF35	16	16	2 or 3 PCLKB	2 ICLK		
00A 8400h	RSCAN	Receive Rule Entry Register 8AL	GAFLIDL8	16	16	2 or 3 PCLKB	2 ICLK		
00A 8400h	RSCAN	Receive Buffer Register 6AL	RMIDL6	16	16	2 or 3 PCLKB	2 ICLK		
00A 8402h	RSCAN	Receive Rule Entry Register 8AH	GAFLIDH8	16	16	2 or 3 PCLKB	2 ICLK		
00A 8402h	RSCAN	Receive Buffer Register 6AH	RMIDH6	16	16	2 or 3 PCLKB	2 ICLK		
00A 8404h	RSCAN	Receive Rule Entry Register 8BL	GAFLML8	16	16	2 or 3 PCLKB	2 ICLK		
00A 8404h	RSCAN	Receive Buffer Register 6BL	RMTS6	16	16	2 or 3 PCLKB	2 ICLK		
00A 8406h	RSCAN	Receive Rule Entry Register 8BH	GAFLMH8	16	16	2 or 3 PCLKB	2 ICLK		
00A 8406h	RSCAN	Receive Buffer Register 6BH	RMPTR6	16	16	2 or 3 PCLKB	2 ICLK		
00A 8408h	RSCAN	Receive Rule Entry Register 8CL	GAFLPL8	16	16	2 or 3 PCLKB	2 ICLK		
0A 8408h	RSCAN	Receive Buffer Register 6CL	RMDF06	16	16	2 or 3 PCLKB	2 ICLK		
0A 840Ah	RSCAN	Receive Rule Entry Register 8CH	GAFLPH8	16	16	2 or 3 PCLKB	2 ICLK		
0A 840Ah	RSCAN	Receive Buffer Register 6CH	RMDF16	16	16	2 or 3 PCLKB	2 ICLK		
0A 840Ch	RSCAN	Receive Rule Entry Register 9AL	GAFLIDL9	16	16	2 or 3 PCLKB	2 ICLK		
00A 840Ch	RSCAN	Receive Buffer Register 6DL	RMDF26	16	16	2 or 3 PCLKB	2 ICLK		
00A 840Eh	RSCAN	Receive Rule Entry Register 9AH	GAFLIDH9	16	16	2 or 3 PCLKB	2 ICLK		
00A 840Eh	RSCAN	Receive Buffer Register 6DH	RMDF36	16	16	2 or 3 PCLKB	2 ICLK		
		-					2.0210		
0A 8410h	RSCAN	Receive Rule Entry Register 9BL	GAFLML9	16	16	2 or 3 PCLKB	2 ICLK		



		Iter	m		Symbol	Тур. *4	Max.	Unit	Test Conditions
Supply current	Middle-speed operating mode	Normal operating mode	All peripheral operation: Max.*7	ICLK = 12 MHz	I _{CC}	_	16.7	mA	
		Sleep mode	No peripheral	ICLK = 12 MHz		1.9			
			operation* ⁶	ICLK = 8 MHz		1.2			
				ICLK = 4 MHz		1.1			
				ICLK = 1 MHz		1.0	—		
			All peripheral	ICLK = 12 MHz		6.1	—		
			operation: Normal* ⁷	ICLK = 8 MHz		4.4			
				ICLK = 4 MHz		3.0			
				ICLK = 1 MHz		2.0	—		
		Deep sleep	No peripheral	ICLK = 12 MHz		1.6	—		
		mode	operation* ⁶	ICLK = 8 MHz		1.0	—	-	
				ICLK = 4 MHz		0.9	—		
				ICLK = 1 MHz		0.8	—		
			All peripheral	ICLK = 12 MHz		5.1	—		
			operation: Normal* ⁷	ICLK = 8 MHz		3.7			
				ICLK = 4 MHz		2.6			
				ICLK = 1 MHz		1.8			
		Increase during BGO operation*5				2.5			
	Low-speed operating mode		No peripheral operation* ⁸	ICLK = 32 kHz	I _{CC}	5.2		μA	
			All peripheral operation: Normal *9, *10	ICLK = 32 kHz		22.3	_	-	
			All peripheral operation: Max.* ^{9, *10}	ICLK = 32 kHz		—	74.4		
		Sleep mode	No peripheral operation* ⁸	ICLK = 32 kHz		3.0			
		Deep sleep mode	All peripheral operation: Normal* ⁹	ICLK = 32 kHz		13.1	_		
			No peripheral operation* ⁸	ICLK = 32 kHz		2.4			
			All peripheral operation: Normal* ⁹	ICLK = 32 kHz		10.5	_		

Note 1. Supply current values do not include the output charge/discharge current from all pins. The values apply when internal pull-up MOSs are in the off state.

Note 2. Clock supply to the peripheral functions is stopped. This does not include BGO operation. The clock source is PLL. BCLK, FCLK, and PCLK are set to divided by 64.

Note 4. Values when VCC is 3.3 V.

Note 5. This is the increase when data is programmed to or erased from the ROM or E2 DataFlash during program execution.

Note 6. Clock supply to the peripheral functions is stopped. The clock source is PLL when ICLK is 12 MHz and HOCO for other cases. BCLK, FCLK, and PCLK are set to divided by 64.

Note 7. Clocks are supplied to the peripheral functions. The clock source is PLL when ICLK is 12 MHz and HOCO for other cases. BCLK, FCLK, and PCLK are the same frequency of that of the ICLK.

Note 8. Clock supply to the peripheral functions is stopped. The clock source is the sub oscillation circuit. BCLK, FCLK, and PCLK are set to divided by 64.

Note 9. Clocks are supplied to the peripheral functions. The clock source is the sub oscillation circuit. BCLK, FCLK, and PCLK are the same frequency as that of ICLK.

Note 10. This is the value when the MSTPCRA.MSTPA17 (12-bit A/D converter module stop bit) is in the module stop state.

Note 11. Clocks are supplied to the peripheral functions. This does not include BGO operation. The clock source is PLL. BCLK, FCLK, and PCLKB are set to divided by 2 and PCLKA and PCLKD are the same frequency as that of ICLK.



Note 3. Clocks are supplied to the peripheral functions. This does not include BGO operation. The clock source is PLL. BCLK, FCLK, and PCLK are the same frequency as that of ICLK.




Figure 5.10 V_{OH}/V_{OL} and I_{OH}/I_{OL} Temperature Characteristics at VCC = 2.7 V When Normal Output is Selected (Reference Data)




Figure 5.11 V_{OH}/V_{OL} and I_{OH}/I_{OL} Temperature Characteristics at VCC = 3.3 V When Normal Output is Selected (Reference Data)




Figure 5.30 Sub-Clock Oscillation Start Timing



5.3.2 Reset Timing

Table 5.27 Reset Timing

Conditions: $1.8 \text{ V} \le \text{VCC} = \text{VCC}_{\text{USB}} = \text{AVCC0} \le 5.5 \text{ V}$, $\text{VSS} = \text{AVSS0} = \text{VREFL0} = \text{VSS}_{\text{USB}} = 0 \text{ V}$, $\text{T}_{a} = -40 \text{ to } +105^{\circ}\text{C}$

	Item	Symbol	Min.	Тур.	Max.	Unit	Test Conditions
RES# pulse width	At power-on	t _{RESWP}	3	—	—	ms	Figure 5.31
	Other than above	t _{RESW}	30	—	—	μs	Figure 5.32
Wait time after RES#	At normal startup*1	t _{RESWT}		8.5	—	ms	Figure 5.31
cancellation (at power-on)	During fast startup time*2	t _{RESWT}	_	560		μs	
Wait time after RES# of (during powered-on sta	t _{RESWT}	_	120		μs	Figure 5.32	
Independent watchdog	timer reset period	t _{RESWIW}		1	—	IWDT clock cycle	Figure 5.33
Watchdog timer reset	period	t _{RESWWW}		4	—	PCLKB cycle	
Software reset period		t _{RESWSW}		1		ICLK cycle	
Wait time after indepen	t _{RESWT2}		300		μs		
Wait time after watchd	Wait time after watchdog timer reset cancellation*4			300		μs	1
Wait time after softwar	e reset cancellation	t _{RESWT2}	_	170		μs	1

Note 1. When OFS1.(LVDAS, FASTSTUP) bits are 11b.

Note 2. When OFS1. (LVDAS, FASTSTUP) bits are a value other than 11b.

Note 3. When IWDTCR.CKS[3:0] bits are 0000b.

Note 4. When WDTCR.CKS[3:0] bits are 0001b.






Figure 5.31 Reset Input Timing at Power-On









5.3.6 Timing of On-Chip Peripheral Modules

Table 5.38 Timing of On-Chip Peripheral Modules (1)

Conditions: $1.8 \text{ V} \le \text{VCC} = \text{VCC}_{\text{USB}} = \text{AVCC0} \le 5.5 \text{ V}$, $\text{VSS} = \text{AVSS0} = \text{VSS}_{\text{USB}} = 0 \text{ V}$, $\text{T}_{a} = -40 \text{ to } +105^{\circ}\text{C}$

	Ite	m		Symbol	Min.	Max.	Unit *1	Test Conditions	
I/O ports	Input data pulse width			t _{PRW}	1.5	_	t _{Pcyc}	Figure 5.45	
MTU2/TPU	Input capture input pulse	width	Single-edge setting	t _{TICW}	1.5	—	t _{Pcyc}	Figure 5.46	
			Both-edge setting		2.5	—			
	Timer clock pulse width		Single-edge setting	t _{TCKWH} ,	1.5	—	t _{Pcyc}	Figure 5.47	
			Both-edge setting	t _{TCKWL}	2.5	_			
			Phase counting mode		2.5	-			
POE2	POE# input pulse width			t _{POEW}	1.5	-	t _{Pcyc}	Figure 5.48	
TMR	Timer clock pulse width		Single-edge setting	t _{TMCWH} ,	1.5	-	t _{Pcyc}	Figure 5.49	
			Both-edge setting	t _{TMCWL}	2.5				
SCI	Input clock cycle time		Asynchronous	t _{Scyc}	4	_	t _{Pcyc}	Figure 5.50	
			Clock synchronous		6	_			
	Input clock pulse width			t _{SCKW}	0.4	0.6	t _{Scyc}		
	Input clock rise time			t _{SCKr}	_	20	ns		
	Input clock fall time			t _{SCKf}	_	20	ns		
	Output clock cycle time		Asynchronous	t _{Scyc}	16	—	t _{Pcyc}	Figure 5.51	
			Clock synchronous		4	—			
	Output clock pulse width		•	t _{SCKW}	0.4	0.6	t _{Scyc}		
	Output clock rise time			t _{SCKr}	_	20	ns		
	Output clock fall time	Output clock fall time					ns		
	Transmit data delay time (master)	Clock synchro	nous	t _{TXD}	_	40	ns		
	Transmit data delay time	Clock	2.7 V or above			65	ns		
	(slave)	synchronous	1.8 V or above		_	100	ns		
	Receive data setup time	Clock	2.7 V or above	t _{RXS}	65	_	ns	-	
	(master)	synchronous	1.8 V or above		90	_	ns		
	Receive data setup time (slave)	Clock synchro	nous		40	—	ns		
	Receive data hold time	Clock synchron	nous	t _{RXH}	40	_	ns		
VD converter	Trigger input pulse width			t _{TRGW}	1.5	_	t _{Pcyc}	Figure 5.52	
CAC	CACREF input pulse widt	h	t _{Pcyc} ≤ t _{cac} *2	t _{CACREF}	4.5 t _{cac} + 3 t _{Pcyc}	_	ns		
			$t_{Pcyc} > t_{cac}^{*2}$		5 t _{cac} + 6.5 t _{Pcyc}				
CLKOUT	CLKOUT pin output cycle	*4	VCC = 2.7 V or above	t _{Ccyc}	62.5	_	ns	Figure 5.53	
			VCC = 1.8 V or above		125				
	CLKOUT pin high pulse w	/idth ^{*3}	VCC = 2.7 V or above	t _{CH}	15	_	ns		
			VCC = 1.8 V or above		30				
	CLKOUT pin low pulse wi	dth ^{*3}	VCC = 2.7 V or above	t _{CL}	15	—	ns	1	
			VCC = 1.8 V or above	1	30	1			
	CLKOUT pin output rise t	ime	VCC = 2.7 V or above	t _{Cr}	—	12	ns	1	
			VCC = 1.8 V or above			25			
	CLKOUT pin output fall tin	ne	VCC = 2.7 V or above	t _{Cf}		12	ns	1	
			VCC = 1.8 V or above	-		25	1		

Note 1. t_{Pcyc}: PCLK cycle

Note 2. t_{cac}: CAC count clock source cycle

Note 3. When the LOCO is selected as the clock output source (the CKOCR.CKOSEL[2:0] bits are 000b), set the clock output division ratio selection to divided by 2 (the CKOCR.CKODIV[2:0] bits are 001b).

Note 4. When the EXTAL external clock input or an oscillator is used with divided by 1 (the CKOCR.CKOSEL[2:0] bits are 010b and the CKOCR.CKODIV[2:0] bits are 000b) to output from CLKOUT, the above should be satisfied with an input duty cycle of 45 to 55%.

Table 5.42 **Timing of On-Chip Peripheral Modules (5)**

Conditions: 2.7 V ≤ VCC = VCC_USB = AVCC0 ≤ 5.5 V, VSS = AVSS0 = VSS_USB = 0 V, fPCLKB ≤ 32 MHz, $T_a = -40 \text{ to } +105^{\circ}\text{C}$

	Item	Symbol	Min.*1	Max.	Unit	Test Conditions
Simple I ² C	SDA rise time	t _{Sr}	—	1000	ns	Figure 5.59
(Standard mode)	SDA fall time	t _{Sf}	—	300	ns	
	SDA spike pulse removal time	t _{SP}	0	4 × t _{Pcyc}	ns	
	Data setup time	t _{SDAS}	250	—	ns	
	Data hold time	t _{SDAH}	0	—	ns	
	SCL, SDA capacitive load	Cb	—	400	pF	
Simple I ² C	SDA rise time	t _{Sr}	—	300	ns	Figure 5.59
(Fast mode)	SDA fall time	t _{Sf}	—	300	ns	
	SDA spike pulse removal time	t _{SP}	0	4 × t _{Pcyc}	ns	
	Data setup time	t _{SDAS}	100	—	ns	
	Data hold time	t _{SDAH}	0	_	ns	
	SCL, SDA capacitive load	Cb	_	400	pF	

Note: t_{Pcyc} : PCLK cycle Note 1. C_b is the total capacitance of the bus lines.

Table 5.43 Timing of On-Chip Peripheral Modules (6)

Conditions: 1.8 V ≤ VCC = VCC_USB = AVCC0 ≤ 5.5 V, VSS = AVSS0 = VSS_USB = 0 V, fPCLKB ≤ 32 MHz, $T_a = -40 \text{ to } +105^{\circ}\text{C}$

	Item	Symbol	Min.	Max.	Unit	Test Conditions	
SSI	AUDIO_MCLK input	2.7 V or above	t _{AUDIO}	1	25	MHz	
	frequency	1.8 V or above		1	4		
	Output clock cycle	t _O	250	_	ns	Figure 5.60	
	Input clock cycle	t _l	250	_	ns		
	Clock high level	Clock high level Clock low level Clock rise time			0.6	to, ti	
	Clock low level				0.6	to, ti	
	Clock rise time				20	ns	
	Data delay time	2.7 V or above	t _{DTR}	_	65	ns	Figure 5.61 Figure 5.62
		1.8 V or above			105		
	Setup time	2.7 V or above	t _{SR}	65	_	ns	
		1.8 V or above		90	_		
	Hold time	Hold time			—	ns	1
	WS changing edge SSI	WS changing edge SSIDATA output delay			105	ns	Figure 5.63



Table 5.44 Timing of On-Chip Peripheral Modules (7)

Conditions: $2.7 \text{ V} \le \text{VCC} = \text{VCC}_{USB} = \text{AVCC0} \le 3.6 \text{ V}, \text{ VSS} = \text{AVSS0} = \text{VSS}_{USB} = 0 \text{ V}, \text{ fPCLKB} \le 32 \text{ MHz}, \text{ T}_a = -40 \text{ to } +105^{\circ}\text{C}, \text{ the there is the theorem in the set of the term is the set of the term in the set of the set of the term is the set of the term is the set of term is term is the set of term is term is the set of term is term is$

when high-drive output is selected by the drive capacity control register

	Item	Symbol	Min.	Max.	Unit	Test Conditions
SDHI	SDHI_CLK pin output cycle time	t _{PP(SD)}	62.5	—	ns	Figure 5.64
	SDHI_CLK pin output high pulse width	t _{WH(SD)}	18.25	—	ns	
	SDHI_CLK pin output low pulse width	t _{WL(SD)}	18.25	—	ns	
	SDHI_CLK pin output rise time	t _{TLH(SD)}	_	10	ns	
	SDHI_CLK pin output fall time	t _{THL(SD)}	_	10	ns	
	Output data delay time (data transfer mode) for SDHI_CMD and SDHI_D0 to SDHI_D3 pins	t _{ODLY(SD)}	-18.25	18.25	ns	
	Input data setup time for SDHI_CMD and SDHI_D0 to SDHI_D3 pins	t _{ISU(SD)}	9.25	—	ns	
	Input data hold time for SDHI_CMD and SDHI_D0 to SDHI_D3 pins	t _{IH(SD)}	8.3	_	ns	






Figure 5.59 RIIC Bus Interface Input/Output Timing and Simple I²C Bus Interface Input/Output Timing




Figure 5.60 SSI Clock Input/Output Timing




Figure 5.61 SSI Transmission/Reception Timing (SSICR.SCKP=0)

Table 5.50 A/D Conversion Characteristics (5)

Conditions: 1.8V ≤ VCC = VCC_USB = AVCC0 ≤ 5.5V, 1.8V ≤ VREFH0 ≤ AVCC0, VSS = AVSS0 = VSS_USB = 0V, reference voltage = VREFH0 selected, Ta = -40 to +105°C

Item		Min.	Тур.	Max.	Unit	Test Conditions	
Frequency		1	—	8	MHz		
Resolution		_	12	Bit			
Conversion time*1 (Operation at PCLKD = 8 MHz)	Permissible signal source impedance (Max.) = $5 \text{ k}\Omega$	6.75	_	_	μs	High-precision channel The ADCSR.ADHSC bit is 1 The ADSSTRn register is 0Dh	
		10.13	—	_		Normal-precision channel The ADCSR.ADHSC bit is 1 The ADSSTRn register is 28h	
Analog input capacitance	Cs	_	—	15	pF	Pin capacitance included Figure 5.68	
Analog input resistance	Rs		—	2.5	kΩ	Figure 5.68	
Offset error			±1	±7.5	LSB		
Full-scale error		_	±1.5	±7.5	LSB		
Quantization error	_	±0.5	_	LSB			
Absolute accuracy	_	±3.0	±8.0	LSB			
DNL differential non-linearit	_	±1.0	_	LSB			
INL integral non-linearity er	_	±1.25	±3.0	LSB			

Note: The characteristics apply when no pin functions other than A/D converter input are used. Absolute accuracy includes quantization errors. Offset error, full-scale error, DNL differential non-linearity error, and INL integral non-linearity error do not include quantization errors.

Note 1. The conversion time is the sum of the sampling time and the comparison time. As the test conditions, the number of sampling states is indicated.

Table 5.51 A/D Converter Channel Classification

Classification	Channel	Conditions	Remarks		
High-precision channel	AN000 to AN007	AVCC0 = 1.8 to 5.5 V	Pins AN000 to AN007 cannot be used as digita outputs when the A/D converter is in use.		
Normal-precision channel	AN016 to AN031				
Internal reference voltage input channel	Internal reference voltage	AVCC0 = 2.0 to 5.5 V			
Temperature sensor input channel	Temperature sensor output	AVCC0 = 2.0 to 5.5 V			




Figure 5.68 Equivalent Circuit

ROM (Flash Memory for Code Storage) Characteristics 5.13

Table 5.62	ROM (Flash Memory for Code Storage) Characteristics (1)
------------	---

Item		Symbol	Min.	Тур.	Max.	Unit	Conditions
Reprogramming/erasure cycle*1		N _{PEC}	1000			Times	
Data hold time After 1000 times of N _{PEC}		t _{DRP}	20*2, *3			Year	T _a = +85°C

Note 1. Definition of reprogram/erase cycle: The reprogram/erase cycle is the number of erasing for each block. When the reprogram/ erase cycle is n times (n = 1000), erasing can be performed n times for each block. For instance, when 4-byte programming is performed 256 times for different addresses in a 1-Kbyte block and then the entire block is erased, the reprogram/erase cycle is counted as one. However, programming the same address for several times as one erasing is not enabled (overwriting is prohibited).

Note 2. Characteristic when using the flash memory programmer and the self-programming library provided from Renesas Electronics. Note 3. This result is obtained from reliability testing.

Table 5.63 ROM (Flash Memory for Code Storage) Characteristics (2) High-Speed Operating Mode

Conditions: 2.7 V ≤ VCC = VCC_USB = AVCC0 ≤ 5.5 V, VSS = AVSS0 = VSS_USB = 0 V

Temperature range for the programming/erasure operation: $T_a = -40$ to $+105^{\circ}C$

Item		Symbol	mbol FCLK = 1 MHz			F	Unit		
		Symbol	Min.	Тур.	Max.	Min.	Min. Typ. Max.		
Programming time	8-byte	t _{P8}	—	112	967	—	52.3	491	μs
Erasure time	2-Kbyte	t _{E2K}	—	8.75	278	—	5.50	215	ms
	512-Kbyte (when block erase command is used)	t _{E512K}	_	928	19218	_	72.0	1679	ms
	512-Kbyte (when all- block erase command is used)	t _{EA512K}	_	923	19013	_	66.7	1469	ms
Blank check time	8-byte	t _{BC8}		—	55.0	—	_	16.1	μs
	2-Kbyte	t _{BC2K}	—	—	1840	—	—	136	ms
Erase operation forced	Erase operation forced stop time		—	—	18.0	—	—	10.7	μs
Start-up area switching setting time		t _{SAS}	—	12.3	566.5	—	6.2	434	ms
Access window time		t _{AWS}	—	12.3	566.5	—	6.2	434	ms
ROM mode transition wait time 1		t _{DIS}	2.0	—	—	2.0	—	—	μs
ROM mode transition wait time 2		t _{MS}	5.0	—	—	5.0	—	—	μs

Note: The time until each operation of the flash memory is started after instructions are executed by software is not included. Note: The lower-limit frequency of FCLK is 1 MHz during programming or erasing of the flash memory. When using FCLK at below

4 MHz, the frequency can be set to 1 MHz, 2 MHz, or 3 MHz. A non-integer frequency such as 1.5 MHz cannot be set.

The frequency accuracy of FCLK must be within ±3.5%. Note:



Appendix 1. Package Dimensions

Information on the latest version of the package dimensions or mountings has been displayed in "Packages" on Renesas Electronics Corporation website.




Figure A 100 -Pin TFLGA (PTLG0100KA-A)



Notice

- Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for
 the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by
 you or third parties arising from the use of these circuits, software, or information.
- Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
- 3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
- 5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics.

- 6. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for you.
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 9. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
- 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
- 11. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.

(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

Refer to "http://www.renesas.com/" for the latest and detailed information.

(Rev.4.0-1 November 2017)



SALES OFFICES

Renesas Electronics Corporation

http://www.renesas.com

 Renesas Electronics Corporation

 TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan

 Renesas Electronics America Inc.

 1001 Murphy Ranch Road, Mipitas, CA 95035, U.S.A.

 Tei: +1-408-423-2888, F.ax: +1-408-434-5351

 Renesas Electronics Canada Limited

 251 Yongs Street, Suite Sayo Brichmond Hill, Ontario Canada L4C 9T3

 Tei: +1-905-237-2004

 Renesas Electronics Europe Limited

 Dukes Meadow, Milboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K

 Tei: +4-96-551-700

 Renesas Electronics Chinal Co., Ltd.

 Room 1708 Quantum Plazar, No.27 ZhichunLu, Haidian District, Beijing, 100191 P. R. China

 Tei: +89-21-222-0688, Fax: +480-210-8235-7679

 Renesas Electronics (China) Co., Ltd.

 Room 1708 Quantum Plazar, No.27 ZhichunLu, Haidian District, Shanghai, 200333 P. R. China

 Tei: +80-21-2226-0889, Fax: +480-2402-0990

 Renesas Electronics Hong Kong Limited

 Unit 101. Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai, 200333 P. R. China

 Tei: +80-22260-0899, Fax: +480-2400-902

 Renesas Electronics Taiwan Co., Ltd.

 Tei: +80-22260-0899, Fax: +480-2400-902

 Renesas Electronics Taiwan Co., Ltd.

 Tei: +80-24700, Fax: +880-24175-9670

 Renesas Electronics Singapore Pte. Ltd.

 <