




Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details


|                            |                                                                                                                                                                                     |
|----------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Active                                                                                                                                                                              |
| Core Processor             | ARM® Cortex®-M0                                                                                                                                                                     |
| Core Size                  | 32-Bit Single-Core                                                                                                                                                                  |
| Speed                      | 32MHz                                                                                                                                                                               |
| Connectivity               | I <sup>2</sup> C, LINbus, SPI, UART/USART                                                                                                                                           |
| Peripherals                | Brown-out Detect/Reset, I <sup>2</sup> S, POR, PWM, WDT                                                                                                                             |
| Number of I/O              | 27                                                                                                                                                                                  |
| Program Memory Size        | 128KB (128K x 8)                                                                                                                                                                    |
| Program Memory Type        | FLASH                                                                                                                                                                               |
| EEPROM Size                | -                                                                                                                                                                                   |
| RAM Size                   | 16K x 8                                                                                                                                                                             |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 5.5V                                                                                                                                                                         |
| Data Converters            | A/D 16x12b                                                                                                                                                                          |
| Oscillator Type            | Internal                                                                                                                                                                            |
| Operating Temperature      | -40°C ~ 85°C (TA)                                                                                                                                                                   |
| Mounting Type              | Surface Mount                                                                                                                                                                       |
| Package / Case             | 38-TFSOP (0.173", 4.40mm Width)                                                                                                                                                     |
| Supplier Device Package    | PG-TSSOP-38-9                                                                                                                                                                       |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/infineon-technologies/xmc1201q040f0128abxuma1">https://www.e-xfl.com/product-detail/infineon-technologies/xmc1201q040f0128abxuma1</a> |

## Table of Contents

|          |                                                |           |
|----------|------------------------------------------------|-----------|
| <b>1</b> | <b>Summary of Features</b>                     | <b>8</b>  |
| 1.1      | Ordering Information                           | 10        |
| 1.2      | Device Types                                   | 10        |
| 1.3      | Device Type Features                           | 11        |
| 1.4      | Chip Identification Number                     | 12        |
| <b>2</b> | <b>General Device Information</b>              | <b>14</b> |
| 2.1      | Logic Symbols                                  | 14        |
| 2.2      | Pin Configuration and Definition               | 16        |
| 2.2.1    | Package Pin Summary                            | 20        |
| 2.2.2    | Port I/O Functions                             | 24        |
| 2.2.3    | Hardware Controlled I/O Function Description   | 25        |
| <b>3</b> | <b>Electrical Parameter</b>                    | <b>31</b> |
| 3.1      | General Parameters                             | 31        |
| 3.1.1    | Parameter Interpretation                       | 31        |
| 3.1.2    | Absolute Maximum Ratings                       | 32        |
| 3.1.3    | Pin Reliability in Overload                    | 32        |
| 3.1.4    | Operating Conditions                           | 35        |
| 3.2      | DC Parameters                                  | 36        |
| 3.2.1    | Input/Output Characteristics                   | 36        |
| 3.2.2    | Analog to Digital Converters (ADC)             | 40        |
| 3.2.3    | Out of Range Comparator (ORC) Characteristics  | 44        |
| 3.2.4    | Analog Comparator Characteristics              | 46        |
| 3.2.5    | Temperature Sensor Characteristics             | 47        |
| 3.2.6    | Power Supply Current                           | 48        |
| 3.2.7    | Flash Memory Parameters                        | 53        |
| 3.3      | AC Parameters                                  | 54        |
| 3.3.1    | Testing Waveforms                              | 54        |
| 3.3.2    | Power-Up and Supply Monitoring Characteristics | 55        |
| 3.3.3    | On-Chip Oscillator Characteristics             | 57        |
| 3.3.4    | Serial Wire Debug Port (SW-DP) Timing          | 59        |
| 3.3.5    | SPD Timing Requirements                        | 60        |
| 3.3.6    | Peripheral Timings                             | 61        |
| 3.3.6.1  | Synchronous Serial Interface (USIC SSC) Timing | 61        |
| 3.3.6.2  | Inter-IC (IIC) Interface Timing                | 64        |
| 3.3.6.3  | Inter-IC Sound (IIS) Interface Timing          | 66        |
| <b>4</b> | <b>Package and Reliability</b>                 | <b>68</b> |
| 4.1      | Package Parameters                             | 68        |
| 4.1.1    | Thermal Considerations                         | 68        |
| 4.2      | Package Outlines                               | 70        |

# 1 Summary of Features

The XMC1200 devices are members of the XMC™ 1000 Family of microcontrollers based on the ARM Cortex-M0 processor core. The XMC1200 series devices are optimized for LED Lighting and Human-Machine interface (HMI) applications.



**Figure 1 System Block Diagram**

## CPU Subsystem

- CPU Core
  - High-performance 32-bit ARM Cortex-M0 CPU
  - Most 16-bit Thumb and subset of 32-bit Thumb2 instruction set
  - Single cycle 32-bit hardware multiplier

## On-Chip Debug Support

- Support for debug features: 4 breakpoints, 2 watchpoints
- Various interfaces: ARM serial wire debug (SWD), single pin debug (SPD)

## 1.1 Ordering Information

The ordering code for an Infineon microcontroller provides an exact reference to a specific product. The code "XMC1<DDD>-<Z><PPP><T><FFFF>" identifies:

- <DDD> the derivatives function set
- <Z> the package variant
  - T: TSSOP
  - Q: VQFN
- <PPP> package pin count
- <T> the temperature range:
  - F: -40°C to 85°C
  - X: -40°C to 105°C
- <FFFF> the Flash memory size.

For ordering codes for the XMC1200 please contact your sales representative or local distributor.

This document describes several derivatives of the XMC1200 series, some descriptions may not apply to a specific product. Please see [Table 1](#).

For simplicity the term **XMC1200** is used for all derivatives throughout this document.

## 1.2 Device Types

These device types are available and can be ordered through Infineon's direct and/or distribution channels.

**Table 1 Synopsis of XMC1200 Device Types**

| Derivative        | Package        | Flash<br>Kbytes | SRAM<br>Kbytes |
|-------------------|----------------|-----------------|----------------|
| XMC1201-T028F0016 | PG-TSSOP-28-16 | 16              | 16             |
| XMC1201-T028F0032 | PG-TSSOP-28-16 | 32              | 16             |
| XMC1201-T038F0016 | PG-TSSOP-38-9  | 16              | 16             |
| XMC1201-T038F0032 | PG-TSSOP-38-9  | 32              | 16             |
| XMC1201-T038F0064 | PG-TSSOP-38-9  | 64              | 16             |
| XMC1201-T038F0128 | PG-TSSOP-38-9  | 128             | 16             |
| XMC1201-T038F0200 | PG-TSSOP-38-9  | 200             | 16             |
| XMC1200-T038F0200 | PG-TSSOP-38-9  | 200             | 16             |

**Table 3 ADC Channels <sup>1)</sup>**

| Package     | VADC0 G0 | VADC0 G1        |
|-------------|----------|-----------------|
| PG-TSSOP-16 | CH0..CH5 | CH0..CH4        |
| PG-TSSOP-28 | CH0..CH7 | CH0 .. CH4, CH7 |
| PG-TSSOP-38 | CH0..CH7 | CH0..CH7        |
| PG-VQFN-24  | CH0..CH7 | CH0..CH4        |
| PG-VQFN-40  | CH0..CH7 | CH1, CH5 .. CH7 |


1) Some pins in a package may be connected to more than one channel. For the detailed mapping see the Port I/O Function table.

## 1.4 Chip Identification Number


The Chip Identification Number allows software to identify the marking. It is a 8 words value with the most significant 7 words stored in Flash configuration sector 0 (CS0) at address location : 1000 0F00<sub>H</sub> (MSB) - 1000 0F1B<sub>H</sub> (LSB). The least significant word and most significant word of the Chip Identification Number are the value of registers DBGROMID and IDCHIP, respectively.

**Table 4 XMC1200 Chip Identification Number**


| Derivative        | Value                                                                                   | Marking |
|-------------------|-----------------------------------------------------------------------------------------|---------|
| XMC1201-T028F0016 | 00012022 01CF00FF 00001FF7 00006000<br>00000C00 00001000 00005000 201ED083 <sub>H</sub> | AB      |
| XMC1201-T028F0032 | 00012022 01CF00FF 00001FF7 00006000<br>00000C00 00001000 00009000 201ED083 <sub>H</sub> | AB      |
| XMC1201-T038F0016 | 00012012 01CF00FF 00001FF7 00006000<br>00000C00 00001000 00005000 201ED083 <sub>H</sub> | AB      |
| XMC1201-T038F0032 | 00012012 01CF00FF 00001FF7 00006000<br>00000C00 00001000 00009000 201ED083 <sub>H</sub> | AB      |
| XMC1201-T038F0064 | 00012012 01CF00FF 00001FF7 00006000<br>00000C00 00001000 00011000 201ED083 <sub>H</sub> | AB      |
| XMC1201-T038F0128 | 00012012 01CF00FF 00001FF7 00006000<br>00000C00 00001000 00021000 201ED083 <sub>H</sub> | AB      |
| XMC1201-T038F0200 | 00012012 01CF00FF 00001FF7 00006000<br>00000C00 00001000 00033000 201ED083 <sub>H</sub> | AB      |
| XMC1200-T038F0200 | 00012012 01CF00FF 00001FF7 0000E000<br>00000C00 00001000 00033000 201ED083 <sub>H</sub> | AB      |



**Figure 3 XMC1200 Logic Symbol for VQFN-24 and VQFN-40**



**Figure 5** XMC1200 PG-TSSOP-28 Pin Configuration (top view)



**Figure 6** XMC1200 PG-TSSOP-16 Pin Configuration (top view)

**General Device Information**

**Table 6 Package Pin Mapping (cont'd)**

| Function | VQFN<br>40  | TSSOP<br>38 | TSSOP<br>28 | VQFN<br>24  | TSSOP<br>16 | Pad Type | Notes                                                                                                                                                                                                                                          |
|----------|-------------|-------------|-------------|-------------|-------------|----------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| VSSP     | 31          | 25          | -           | -           | -           | Power    | I/O port ground                                                                                                                                                                                                                                |
| VDDP     | 32          | 26          | -           | -           | -           | Power    | I/O port supply                                                                                                                                                                                                                                |
| VSSP     | Exp.<br>Pad | -           | -           | Exp.<br>Pad | -           | Power    | <b>Exposed Die Pad</b><br>The exposed die pad is connected internally to VSSP. For proper operation, it is mandatory to connect the exposed pad to the board ground. For thermal aspects, please refer to the Package and Reliability chapter. |

**Table 9 Port I/O Functions**

| Function | Outputs          |                       |                 |                       |                |                       |                       | Inputs    |                 |                    |          |                    |                    |                    |          |
|----------|------------------|-----------------------|-----------------|-----------------------|----------------|-----------------------|-----------------------|-----------|-----------------|--------------------|----------|--------------------|--------------------|--------------------|----------|
|          | ALT1             | ALT2                  | ALT3            | ALT4                  | ALT5           | ALT6                  | ALT7                  | Input     | Input           | Input              | Input    | Input              | Input              | Input              | Input    |
| P0.15    | BCCU0.<br>OUT8   | LEDTS1.<br>LINE7      | LEDTS0.<br>COL0 | LEDTS1.<br>COL0       |                | USIC0_CH<br>0.DOUT0   | USIC0_CH<br>1.MCLKOUT |           |                 |                    |          | USIC0_CH<br>0.DX0B |                    |                    |          |
| P1.0     | BCCU0.<br>OUT0   | CCU40.<br>OUT0        | LEDTS0.<br>COL0 | LEDTS1.<br>COLA       |                | ACMP1.<br>OUT         | USIC0_CH<br>0.DOUT0   |           |                 |                    |          | USIC0_CH<br>0.DX0C |                    |                    |          |
| P1.1     | VADC0.<br>EMUX00 | CCU40.<br>OUT1        | LEDTS0.<br>COL1 | LEDTS1.<br>COL0       |                | USIC0_CH<br>0.DOUT0   | USIC0_CH<br>1.SELO0   |           |                 |                    |          | USIC0_CH<br>0.DX0D | USIC0_CH<br>0.DX1D | USIC0_CH<br>1.DX2E |          |
| P1.2     | VADC0.<br>EMUX01 | CCU40.<br>OUT2        | LEDTS0.<br>COL2 | LEDTS1.<br>COL1       |                | ACMP2.<br>OUT         | USIC0_CH<br>1.DOUT0   |           |                 |                    |          | USIC0_CH<br>1.DX0B |                    |                    |          |
| P1.3     | VADC0.<br>EMUX02 | CCU40.<br>OUT3        | LEDTS0.<br>COL3 | LEDTS1.<br>COL2       |                | USIC0_CH<br>1.SCLKOUT | USIC0_CH<br>1.DOUT0   |           |                 |                    |          | USIC0_CH<br>1.DX0A | USIC0_CH<br>1.DX1A |                    |          |
| P1.4     | VADC0.<br>EMUX10 | USIC0_CH<br>1.SCLKOUT | LEDTS0.<br>COL4 | LEDTS1.<br>COL3       |                | USIC0_CH<br>0.SELO0   | USIC0_CH<br>1.SELO1   |           |                 |                    |          | USIC0_CH<br>0.DX5E | USIC0_CH<br>1.DX5E |                    |          |
| P1.5     | VADC0.<br>EMUX11 | USIC0_CH<br>0.DOUT0   | LEDTS0.<br>COLA | BCCU0.<br>OUT1        |                | USIC0_CH<br>0.SELO1   | USIC0_CH<br>1.SELO2   |           |                 |                    |          | USIC0_CH<br>1.DX5F |                    |                    |          |
| P1.6     | VADC0.<br>EMUX12 | USIC0_CH<br>1.DOUT0   | LEDTS0.<br>COL5 | USIC0_CH<br>0.SCLKOUT | BCCU0.<br>OUT2 | USIC0_CH<br>0.SELO2   | USIC0_CH<br>1.SELO3   |           |                 | USIC0_CH<br>0.DX5F |          |                    |                    |                    |          |
| P2.0     | ERU0.<br>PDSOUT3 | CCU40.<br>OUT0        | ERU0.<br>GOUT3  | LEDTS1.<br>COL5       |                | USIC0_CH<br>0.DOUT0   | USIC0_CH<br>0.SCLKOUT |           | VADC0.<br>G0CH5 |                    | ERU0.0B0 | USIC0_CH<br>0.DX0E | USIC0_CH<br>0.DX1E | USIC0_CH<br>1.DX2F |          |
| P2.1     | ERU0.<br>PDSOUT2 | CCU40.<br>OUT1        | ERU0.<br>GOUT2  | LEDTS1.<br>COL6       |                | USIC0_CH<br>0.DOUT0   | USIC0_CH<br>1.SCLKOUT | ACMP2.INP | VADC0.<br>G0CH6 |                    | ERU0.1B0 | USIC0_CH<br>0.DX0F | USIC0_CH<br>1.DX3A | USIC0_CH<br>1.DX4A |          |
| P2.2     |                  |                       |                 |                       |                |                       |                       | ACMP2.INN | VADC0.<br>G0CH7 |                    | ERU0.0B1 | USIC0_CH<br>0.DX3A | USIC0_CH<br>0.DX4A | USIC0_CH<br>1.DX5A | ORC0.AIN |
| P2.3     |                  |                       |                 |                       |                |                       |                       |           | VADC0.<br>G1CH5 |                    | ERU0.1B1 | USIC0_CH<br>0.DX5B | USIC0_CH<br>1.DX3C | USIC0_CH<br>1.DX4C | ORC1.AIN |
| P2.4     |                  |                       |                 |                       |                |                       |                       |           | VADC0.<br>G1CH6 |                    | ERU0.0A1 | USIC0_CH<br>0.DX3B | USIC0_CH<br>0.DX4B | USIC0_CH<br>1.DX5B | ORC2.AIN |
| P2.5     |                  |                       |                 |                       |                |                       |                       |           | VADC0.<br>G1CH7 |                    | ERU0.1A1 | USIC0_CH<br>0.DX5D | USIC0_CH<br>1.DX3E | USIC0_CH<br>1.DX4E | ORC3.AIN |
| P2.6     |                  |                       |                 |                       |                |                       |                       | ACMP1.INN | VADC0.<br>G0CH0 |                    | ERU0.2A1 | USIC0_CH<br>0.DX3E | USIC0_CH<br>0.DX4E | USIC0_CH<br>1.DX5D | ORC4.AIN |
| P2.7     |                  |                       |                 |                       |                |                       |                       | ACMP1.INP | VADC0.<br>G1CH1 |                    | ERU0.3A1 | USIC0_CH<br>0.DX5C | USIC0_CH<br>1.DX3D | USIC0_CH<br>1.DX4D | ORC5.AIN |

**Table 9 Port I/O Functions**

| Function | Outputs     |            |            |             |      |                   |                 | Inputs    |             |             |          |                |                |                |          |
|----------|-------------|------------|------------|-------------|------|-------------------|-----------------|-----------|-------------|-------------|----------|----------------|----------------|----------------|----------|
|          | ALT1        | ALT2       | ALT3       | ALT4        | ALT5 | ALT6              | ALT7            | Input     | Input       | Input       | Input    | Input          | Input          | Input          | Input    |
| P2.8     |             |            |            |             |      |                   |                 | ACMP0.INN | VADC0.G0CH1 | VADC0.G1CH0 | ERU0.3B1 | USIC0_CH0.DX3D | USIC0_CH0.DX4D | USIC0_CH1.DX5C | ORC6.AIN |
| P2.9     |             |            |            |             |      |                   |                 | ACMP0.INP | VADC0.G0CH2 | VADC0.G1CH4 | ERU0.3B0 | USIC0_CH0.DX5A | USIC0_CH1.DX3B | USIC0_CH1.DX4B | ORC7.AIN |
| P2.10    | ERU0.PDOUT1 | CCU40.OUT2 | ERU0.GOUT1 | LEDTS1.COL4 |      | ACMP0.OUT         | USIC0_CH1.DOUT0 |           | VADC0.G0CH3 | VADC0.G1CH2 | ERU0.2B0 | USIC0_CH0.DX3C | USIC0_CH0.DX4C | USIC0_CH1.DX0F |          |
| P2.11    | ERU0.PDOUT0 | CCU40.OUT3 | ERU0.GOUT0 | LEDTS1.COL3 |      | USIC0_CH1.SCLKOUT | USIC0_CH1.DOUT0 | ACMP.REF  | VADC0.G0CH4 | VADC0.G1CH3 | ERU0.2B1 | USIC0_CH1.DX0E | USIC0_CH1.DX1E |                |          |

### **3 Electrical Parameter**

This section provides the electrical parameter which are implementation-specific for the XMC1200.

#### **3.1 General Parameters**

##### **3.1.1 Parameter Interpretation**

The parameters listed in this section represent partly the characteristics of the XMC1200 and partly its requirements on the system. To aid interpreting the parameters easily when evaluating them for a design, they are indicated by the abbreviations in the "Symbol" column:

- **CC**  
Such parameters indicate **C**ontroller **C**haracteristics, which are distinctive feature of the XMC1200 and must be regarded for a system design.
- **SR**  
Such parameters indicate **S**ystem **R**equirements, which must be provided by the application system in which the XMC1200 is designed in.

### 3.1.2 Absolute Maximum Ratings

Stresses above the values listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

**Table 11 Absolute Maximum Rating Parameters**

| Parameter                                                            | Symbol                  |    | Values |      |                           | Unit | Note / Test Condition |
|----------------------------------------------------------------------|-------------------------|----|--------|------|---------------------------|------|-----------------------|
|                                                                      |                         |    | Min    | Typ. | Max.                      |      |                       |
| Junction temperature                                                 | $T_J$                   | SR | -40    | –    | 115                       | °C   | –                     |
| Storage temperature                                                  | $T_{ST}$                | SR | -40    | –    | 125                       | °C   | –                     |
| Voltage on power supply pin with respect to $V_{SSP}$                | $V_{DDP}$               | S  | -0.3   | –    | 6                         | V    | –                     |
| Voltage on any pin with respect to $V_{SSP}$                         | $V_{IN}$                | SR | -0.5   | –    | $V_{DDP} + 0.5$ or max. 6 | V    | whichever is lower    |
| Voltage on any analog input pin with respect to $V_{SSP}$            | $V_{AIN}$<br>$V_{AREF}$ | SR | -0.5   | –    | $V_{DDP} + 0.5$ or max. 6 | V    | –                     |
| Input current on any pin during overload condition                   | $I_{IN}$                | SR | -10    | –    | 10                        | mA   | –                     |
| Absolute maximum sum of all input currents during overload condition | $\Sigma I_{IN}$         | SR | -50    | –    | +50                       | mA   | –                     |
| Analog comparator input voltage                                      | $V_{CM}$                | SR | -0.3   | –    | $V_{DDP} + 0.3$           | V    | –                     |

### 3.1.3 Pin Reliability in Overload

When receiving signals from higher voltage devices, low-voltage devices experience overload currents and voltages that go beyond their own IO power supplies specification.

**Table 12** defines overload conditions that will not cause any negative reliability impact if all the following conditions are met:

- full operation life-time is not exceeded
- **Operating Conditions** are met for
  - pad supply levels ( $V_{DDP}$ )
  - temperature

**Table 13      PN-Junction Characterisitics for positive Overload**

| <b>Pad Type</b>                         | <b><math>I_{OV} = 5 \text{ mA}, T_J = -40 \text{ }^{\circ}\text{C}</math></b> | <b><math>I_{OV} = 5 \text{ mA}, T_J = 115 \text{ }^{\circ}\text{C}</math></b> |
|-----------------------------------------|-------------------------------------------------------------------------------|-------------------------------------------------------------------------------|
| Standard,<br>High-current,<br>AN/DIG_IN | $V_{IN} = V_{DDP} + 0.5 \text{ V}$                                            | $V_{IN} = V_{DDP} + 0.5 \text{ V}$                                            |

**Table 14      PN-Junction Characterisitics for negative Overload**

| <b>Pad Type</b>                         | <b><math>I_{OV} = 5 \text{ mA}, T_J = -40 \text{ }^{\circ}\text{C}</math></b> | <b><math>I_{OV} = 5 \text{ mA}, T_J = 115 \text{ }^{\circ}\text{C}</math></b> |
|-----------------------------------------|-------------------------------------------------------------------------------|-------------------------------------------------------------------------------|
| Standard,<br>High-current,<br>AN/DIG_IN | $V_{IN} = V_{SS} - 0.5 \text{ V}$                                             | $V_{IN} = V_{SS} - 0.5 \text{ V}$                                             |

### 3.1.4 Operating Conditions

The following operating conditions must not be exceeded in order to ensure correct operation and reliability of the XMC1200. All parameters specified in the following tables refer to these operating conditions, unless noted otherwise.

**Table 15 Operating Conditions Parameters**

| Parameter                                            | Symbol                | Values |      |      | Unit | Note / Test Condition |
|------------------------------------------------------|-----------------------|--------|------|------|------|-----------------------|
|                                                      |                       | Min.   | Typ. | Max. |      |                       |
| Ambient Temperature                                  | $T_A$ SR              | -40    | –    | 85   | °C   | Temp. Range F         |
|                                                      |                       | -40    | –    | 105  | °C   | Temp. Range X         |
| Digital supply voltage <sup>1)</sup>                 | $V_{DDP}$ SR          | 1.8    | –    | 5.5  | V    |                       |
| MCLK Frequency                                       | $f_{MCLK}$ CC         | –      | –    | 33.2 | MHz  | CPU clock             |
| PCLK Frequency                                       | $f_{PCLK}$ CC         | –      | –    | 66.4 | MHz  | Peripherals clock     |
| Short circuit current of digital outputs             | $I_{SC}$ SR           | -5     | –    | 5    | mA   |                       |
| Absolute sum of short circuit currents of the device | $\Sigma I_{SC\_D}$ SR | –      | –    | 25   | mA   |                       |

1) See also the Supply Monitoring thresholds, [Chapter 3.3.2](#).

## 3.2 DC Parameters

### 3.2.1 Input/Output Characteristics


**Table 16** provides the characteristics of the input/output pins of the XMC1200.

*Note: These parameters are not subject to production test, but verified by design and/or characterization.*

*Note: Unless otherwise stated, input DC and AC characteristics, including peripheral timings, assume that the input pads operate with the standard hysteresis.*

**Table 16 Input/Output Characteristics (Operating Conditions apply)**

| Parameter                                                | Symbol     |    | Limit Values         |                       | Unit | Test Conditions                                                        |
|----------------------------------------------------------|------------|----|----------------------|-----------------------|------|------------------------------------------------------------------------|
|                                                          |            |    | Min.                 | Max.                  |      |                                                                        |
| Output low voltage on port pins<br>(with standard pads)  | $V_{OLP}$  | CC | –                    | 1.0                   | V    | $I_{OL} = 11 \text{ mA}$ (5 V)<br>$I_{OL} = 7 \text{ mA}$ (3.3 V)      |
|                                                          |            |    | –                    | 0.4                   | V    | $I_{OL} = 5 \text{ mA}$ (5 V)<br>$I_{OL} = 3.5 \text{ mA}$ (3.3 V)     |
| Output low voltage on high current pads                  | $V_{OLP1}$ | CC | –                    | 1.0                   | V    | $I_{OL} = 50 \text{ mA}$ (5 V)<br>$I_{OL} = 25 \text{ mA}$ (3.3 V)     |
|                                                          |            |    | –                    | 0.32                  | V    | $I_{OL} = 10 \text{ mA}$ (5 V)                                         |
|                                                          |            |    | –                    | 0.4                   | V    | $I_{OL} = 5 \text{ mA}$ (3.3 V)                                        |
| Output high voltage on port pins<br>(with standard pads) | $V_{OHP}$  | CC | $V_{DDP} - 1.0$      | –                     | V    | $I_{OH} = -10 \text{ mA}$ (5 V)<br>$I_{OH} = -7 \text{ mA}$ (3.3 V)    |
|                                                          |            |    | $V_{DDP} - 0.4$      | –                     | V    | $I_{OH} = -4.5 \text{ mA}$ (5 V)<br>$I_{OH} = -2.5 \text{ mA}$ (3.3 V) |
| Output high voltage on high current pads                 | $V_{OHP1}$ | CC | $V_{DDP} - 0.32$     | –                     | V    | $I_{OH} = -6 \text{ mA}$ (5 V)                                         |
|                                                          |            |    | $V_{DDP} - 1.0$      | –                     | V    | $I_{OH} = -8 \text{ mA}$ (3.3 V)                                       |
|                                                          |            |    | $V_{DDP} - 0.4$      | –                     | V    | $I_{OH} = -4 \text{ mA}$ (3.3 V)                                       |
| Input low voltage on port pins<br>(Standard Hysteresis)  | $V_{ILPS}$ | SR | –                    | $0.19 \times V_{DDP}$ | V    | CMOS Mode<br>(5 V, 3.3 V & 2.2 V)                                      |
| Input high voltage on port pins<br>(Standard Hysteresis) | $V_{IHPS}$ | SR | $0.7 \times V_{DDP}$ | –                     | V    | CMOS Mode<br>(5 V, 3.3 V & 2.2 V)                                      |



**Figure 11 ADC Voltage Supply**

### 3.2.4 Analog Comparator Characteristics

**Table 19** below shows the Analog Comparator characteristics.


*Note: These parameters are not subject to production test, but verified by design and/or characterization.*

**Table 19 Analog Comparator Characteristics (Operating Conditions apply)**

| Parameter                       | Symbol              |    | Limit Values |       |                         | Unit | Notes/<br>Test Conditions                                                           |
|---------------------------------|---------------------|----|--------------|-------|-------------------------|------|-------------------------------------------------------------------------------------|
|                                 |                     |    | Min.         | Typ.  | Max.                    |      |                                                                                     |
| Input Voltage                   | $V_{\text{CMP}}$    | SR | -0.05        | –     | $V_{\text{DDP}} + 0.05$ | V    |                                                                                     |
| Input Offset                    | $V_{\text{CMPOFF}}$ | CC | –            | +/-3  | –                       | mV   | High power mode<br>$\Delta V_{\text{CMP}} < 200 \text{ mV}$                         |
|                                 |                     |    | –            | +/-20 | –                       | mV   | Low power mode<br>$\Delta V_{\text{CMP}} < 200 \text{ mV}$                          |
| Propagation Delay <sup>1)</sup> | $t_{\text{PDELAY}}$ | CC | –            | 25    | –                       | ns   | High power mode,<br>$\Delta V_{\text{CMP}} = 100 \text{ mV}$                        |
|                                 |                     |    | –            | 80    | –                       | ns   | High power mode,<br>$\Delta V_{\text{CMP}} = 25 \text{ mV}$                         |
|                                 |                     |    | –            | 250   | –                       | ns   | Low power mode,<br>$\Delta V_{\text{CMP}} = 100 \text{ mV}$                         |
|                                 |                     |    | –            | 700   | –                       | ns   | Low power mode,<br>$\Delta V_{\text{CMP}} = 25 \text{ mV}$                          |
| Current Consumption             | $I_{\text{ACMP}}$   | CC | –            | 100   | –                       | μA   | First active ACMP in high power mode,<br>$\Delta V_{\text{CMP}} > 30 \text{ mV}$    |
|                                 |                     |    | –            | 66    | –                       | μA   | Each additional ACMP in high power mode,<br>$\Delta V_{\text{CMP}} > 30 \text{ mV}$ |
|                                 |                     |    | –            | 10    | –                       | μA   | First active ACMP in low power mode                                                 |
|                                 |                     |    | –            | 6     | –                       | μA   | Each additional ACMP in low power mode                                              |
| Input Hysteresis                | $V_{\text{HYS}}$    | CC | –            | +/-15 | –                       | mV   |                                                                                     |
| Filter Delay <sup>1)</sup>      | $t_{\text{FDELAY}}$ | CC | –            | 5     | –                       | ns   |                                                                                     |

1) Total Analog Comparator Delay is the sum of Propagation Delay and Filter Delay.

**Figure 14** shows typical graphs for active mode supply current for  $V_{DDP} = 5V$ ,  $V_{DDP} = 3.3V$ ,  $V_{DDP} = 1.8V$  across different clock frequencies.



**Figure 14** Active mode, a) peripherals clocks enabled, b) peripherals clocks disabled: Supply current  $I_{DDPA}$  over supply voltage  $V_{DDP}$  for different clock frequencies

**Table 32 USIC IIC Fast Mode Timing<sup>1)</sup>**

| Parameter                                        | Symbol            | Values                        |      |      | Unit | Note / Test Condition |
|--------------------------------------------------|-------------------|-------------------------------|------|------|------|-----------------------|
|                                                  |                   | Min.                          | Typ. | Max. |      |                       |
| Fall time of both SDA and SCL                    | $t_1$<br>CC/SR    | 20 +<br>$0.1 \cdot C_b$<br>2) | -    | 300  | ns   |                       |
| Rise time of both SDA and SCL                    | $t_2$<br>CC/SR    | 20 +<br>$0.1 \cdot C_b$       | -    | 300  | ns   |                       |
| Data hold time                                   | $t_3$<br>CC/SR    | 0                             | -    | -    | µs   |                       |
| Data set-up time                                 | $t_4$<br>CC/SR    | 100                           | -    | -    | ns   |                       |
| LOW period of SCL clock                          | $t_5$<br>CC/SR    | 1.3                           | -    | -    | µs   |                       |
| HIGH period of SCL clock                         | $t_6$<br>CC/SR    | 0.6                           | -    | -    | µs   |                       |
| Hold time for (repeated) START condition         | $t_7$<br>CC/SR    | 0.6                           | -    | -    | µs   |                       |
| Set-up time for repeated START condition         | $t_8$<br>CC/SR    | 0.6                           | -    | -    | µs   |                       |
| Set-up time for STOP condition                   | $t_9$<br>CC/SR    | 0.6                           | -    | -    | µs   |                       |
| Bus free time between a STOP and START condition | $t_{10}$<br>CC/SR | 1.3                           | -    | -    | µs   |                       |
| Capacitive load for each bus line                | $C_b$ SR          | -                             | -    | 400  | pF   |                       |

1) Due to the wired-AND configuration of an IIC bus system, the port drivers of the SCL and SDA signal lines need to operate in open-drain mode. The high level on these lines must be held by an external pull-up device, approximately 10 kOhm for operation at 100 kbit/s, approximately 2 kOhm for operation at 400 kbit/s.

2)  $C_b$  refers to the total capacitance of one bus line in pF.

## 4 Package and Reliability

The XMC1200 is a member of the XMC™1000 Family of microcontrollers. It is also compatible to a certain extent with members of similar families or subfamilies.

Each package is optimized for the device it houses. Therefore, there may be slight differences between packages of the same pin-count but for different device types. In particular, the size of the exposed die pad may vary.

If different device types are considered or planned for an application, it must be ensured that the board layout fits all packages under consideration.

### 4.1 Package Parameters

**Table 35** provides the thermal characteristics of the packages used in XMC1200.

**Table 35 Thermal Characteristics of the Packages**

| Parameter                           | Symbol             | Limit Values |           | Unit | Package Types                |
|-------------------------------------|--------------------|--------------|-----------|------|------------------------------|
|                                     |                    | Min.         | Max.      |      |                              |
| Exposed Die Pad Dimensions          | Ex × Ey<br>CC      | -            | 2.7 × 2.7 | mm   | PG-VQFN-24-19                |
|                                     |                    | -            | 3.7 × 3.7 | mm   | PG-VQFN-40-13                |
| Thermal resistance Junction-Ambient | $R_{\Theta JA}$ CC | -            | 104.6     | K/W  | PG-TSSOP-16-8 <sup>1)</sup>  |
|                                     |                    | -            | 83.2      | K/W  | PG-TSSOP-28-16 <sup>1)</sup> |
|                                     |                    | -            | 70.3      | K/W  | PG-TSSOP-38-9 <sup>1)</sup>  |
|                                     |                    | -            | 46.0      | K/W  | PG-VQFN-24-19 <sup>1)</sup>  |
|                                     |                    | -            | 38.4      | K/W  | PG-VQFN-40-13 <sup>1)</sup>  |


1) Device mounted on a 4-layer JEDEC board (JESD 51-5); exposed pad soldered.

*Note: For electrical reasons, it is required to connect the exposed pad to the board ground  $V_{SSP}$ , independent of EMC and thermal requirements.*

#### 4.1.1 Thermal Considerations

When operating the XMC1200 in a system, the total heat generated in the chip must be dissipated to the ambient environment to prevent overheating and the resulting thermal damage.

The maximum heat that can be dissipated depends on the package and its integration into the target board. The "Thermal resistance  $R_{\Theta JA}$ " quantifies these parameters. The power dissipation must be limited so that the average junction temperature does not exceed 115 °C.



**Figure 27**      **PG-TSSOP-28-16**