Welcome to [E-XFL.COM](#)**What is "Embedded - Microcontrollers"?**

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "Embedded - Microcontrollers"**Details**

Product Status	Active
Core Processor	ARM® Cortex®-M0
Core Size	32-Bit Single-Core
Speed	32MHz
Connectivity	I²C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, I²S, POR, PWM, WDT
Number of I/O	27
Program Memory Size	200KB (200K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 16x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	40-VFQFN Exposed Pad
Supplier Device Package	PG-VQFN-40-13
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/xmc1201q040f0200abxuma1

Table of Contents

5	Quality Declaration	75
---	----------------------------	-------	----

Summary of Features

1 Summary of Features

The XMC1200 devices are members of the XMC™ 1000 Family of microcontrollers based on the ARM Cortex-M0 processor core. The XMC1200 series devices are optimized for LED Lighting and Human-Machine interface (HMI) applications.




Figure 1 System Block Diagram

CPU Subsystem

- CPU Core
 - High-performance 32-bit ARM Cortex-M0 CPU
 - Most 16-bit Thumb and subset of 32-bit Thumb2 instruction set
 - Single cycle 32-bit hardware multiplier

General Device Information

2 General Device Information

This section summarizes the logic symbols and package pin configurations with a detailed list of the functional I/O mapping.

2.1 Logic Symbols




Figure 2 XMC1200 Logic Symbol for TSSOP-38, TSSOP-28 and TSSOP-16

General Device Information




Figure 3 XMC1200 Logic Symbol for VQFN-24 and VQFN-40

General Device Information

2.2 Pin Configuration and Definition

The following figures summarize all pins, showing their locations on the different packages.

Top View		
P2.4	1	38
P2.5	2	37
P2.6	3	36
P2.7	4	35
P2.8	5	34
P2.9	6	33
P2.10	7	32
P2.11	8	31
V _{SSP} /V _{SS}	9	30
V _{DDP} /V _{DD}	10	29
P1.5	11	28
P1.4	12	27
P1.3	13	26
P1.2	14	25
P1.1	15	24
P1.0	16	23
P0.0	17	22
P0.1	18	21
P0.2	19	20

Figure 4 XMC1200 PG-TSSOP-38 Pin Configuration (top view)

General Device Information

P2.6	<input type="checkbox"/>	1	Top View	28	<input type="checkbox"/>	P2.5
P2.7	<input type="checkbox"/>	2		27	<input type="checkbox"/>	P2.2
P2.8	<input type="checkbox"/>	3		26	<input type="checkbox"/>	P2.1
P2.9	<input type="checkbox"/>	4		25	<input type="checkbox"/>	P2.0
P2.10	<input type="checkbox"/>	5		24	<input type="checkbox"/>	P0.15
P2.11	<input type="checkbox"/>	6		23	<input type="checkbox"/>	P0.14
V _{SSP} /V _{SS}	<input type="checkbox"/>	7		22	<input type="checkbox"/>	P0.13
V _{DDP} /V _{DD}	<input type="checkbox"/>	8		21	<input type="checkbox"/>	P0.12
P1.3	<input type="checkbox"/>	9		20	<input type="checkbox"/>	P0.10
P1.2	<input type="checkbox"/>	10		19	<input type="checkbox"/>	P0.9
P1.1	<input type="checkbox"/>	11		18	<input type="checkbox"/>	P0.8
P1.0	<input type="checkbox"/>	12		17	<input type="checkbox"/>	P0.7
P0.0	<input type="checkbox"/>	13		16	<input type="checkbox"/>	P0.6
P0.4	<input type="checkbox"/>	14		15	<input type="checkbox"/>	P0.5

Figure 5 XMC1200 PG-TSSOP-28 Pin Configuration (top view)

P2.7/P2.8	<input type="checkbox"/>	1	Top View	16	<input type="checkbox"/>	P2.6
P2.9	<input type="checkbox"/>	2		15	<input type="checkbox"/>	P2.0
P2.10	<input type="checkbox"/>	3		14	<input type="checkbox"/>	P0.15
P2.11	<input type="checkbox"/>	4		13	<input type="checkbox"/>	P0.14
V _{SSP} /V _{SS}	<input type="checkbox"/>	5		12	<input type="checkbox"/>	P0.9
V _{DDP} /V _{DD}	<input type="checkbox"/>	6		11	<input type="checkbox"/>	P0.8
P0.0	<input type="checkbox"/>	7		10	<input type="checkbox"/>	P0.7
P0.5	<input type="checkbox"/>	8		9	<input type="checkbox"/>	P0.6

Figure 6 XMC1200 PG-TSSOP-16 Pin Configuration (top view)

General Device Information




Figure 7 XMC1200 PG-VQFN-24 Pin Configuration (top view)

General Device Information

2.2.1 Package Pin Summary

The following general building block is used to describe each pin:

Table 5 Package Pin Mapping Description

Function	Package A	Package B	...	Pad Type
Px.y	N	N		Pad Class

The table is sorted by the “Function” column, starting with the regular Port pins (Px.y), followed by the supply pins.

The following columns, titled with the supported package variants, lists the package pin number to which the respective function is mapped in that package.

The “Pad Type” indicates the employed pad type:

- STD_INOUT (standard bi-directional pads)
- STD_INOUT/AN (standard bi-directional pads with analog input)
- High Current (high current bi-directional pads)
- STD_IN/AN (standard input pads with analog input)
- Power (power supply)

Details about the pad properties are defined in the Electrical Parameters.

Table 6 Package Pin Mapping

Function	VQFN 40	TSSOP 38	TSSOP 28	VQFN 24	TSSOP 16	Pad Type	Notes
P0.0	23	17	13	15	7	STD_INO UT	
P0.1	24	18	-	-	-	STD_INO UT	
P0.2	25	19	-	-	-	STD_INO UT	
P0.3	26	20	-	-	-	STD_INO UT	
P0.4	27	21	14	-	-	STD_INO UT	
P0.5	28	22	15	16	8	STD_INO UT	
P0.6	29	23	16	17	9	STD_INO UT	

General Device Information

2.2.3 Hardware Controlled I/O Function Description

The following general building block is used to describe the hardware I/O and pull control functions of each PORT pin:

Table 8 Hardware Controlled I/O Function Description

Function	Outputs	Inputs	Pull Control	
	HWO0	HWI0	HW0_PD	HW0_PU
P0.0	MODB.OUT	MODB.INA		
Pn.y			MODC.OUT	MODC.OUT

By Pn_HWSEL, it is possible to select between different hardware “masters” (HWO0/HWI0, HWO1/HWI1). The selected peripheral can take control of the pin(s). Hardware control overrules settings in the respective port pin registers. Additional hardware signals HW0_PD/HW1_PD and HW0_PU/HW1_PU controlled by the peripherals can be used to control the pull devices of the pin.

Please refer to the [Hardware Controlled I/O Functions](#) table for the complete hardware I/O and pull control function mapping.

Table 9 Port I/O Functions

Function	Outputs							Inputs						
	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	Input	Input	Input	Input	Input	Input	Input
P0.0	ERU0. PDDOUT0	LEDTS0. LINE7	ERU0. GOUT0	CCU40. OUT0		USIC0_CH 0.SEL00	USIC0_CH 1.SELO0	BCCU0. TRAPINB	CCU40.IN0 C			USIC0_CH 0.DX2A	USIC0_CH 1.DX2A	
P0.1	ERU0. PDDOUT1	LEDTS0. LINE6	ERU0. GOUT1	CCU40. OUT1		BCCU0. OUT8	SCU. VDROP		CCU40.IN1 C					
P0.2	ERU0. PDDOUT2	LEDTS0. LINE5	ERU0. GOUT2	CCU40. OUT2		VADC0. EMUX02			CCU40.IN2 C					
P0.3	ERU0. PDDOUT3	LEDTS0. LINE4	ERU0. GOUT3	CCU40. OUT3		VADC0. EMUX01			CCU40.IN3 C					
P0.4	BCCU0. OUT0	LEDTS0. LINE3	LEDTS0. COL3	CCU40. OUT1		VADC0. EMUX00	WWDT. SERVICE_ OUT							
P0.5	BCCU0. OUT1	LEDTS0. LINE2	LEDTS0. COL2	CCU40. OUT0		ACMP2. OUT								
P0.6	BCCU0. OUT2	LEDTS0. LINE1	LEDTS0. COL1	CCU40. OUT0		USIC0_CH 1.MCLKOU T	USIC0_CH 1.DOUT0		CCU40.IN0 B			USIC0_CH 1.DX0C		
P0.7	BCCU0. OUT3	LEDTS0. LINE0	LEDTS0. COL0	CCU40. OUT1		USIC0_CH 0.SCLKOU T	USIC0_CH 1.DOUT0		CCU40.IN1 B			USIC0_CH 0.DX1C	USIC0_CH 1.DX0D	USIC0_CH 1.DX1C
P0.8	BCCU0. OUT4	LEDTS1. LINE0	LEDTS0. COLA	CCU40. OUT2		USIC0_CH 0.SCLKOU T	USIC0_CH 1.SCLKOU T		CCU40.IN2 B			USIC0_CH 0.DX1B	USIC0_CH 1.DX1B	
P0.9	BCCU0. OUT5	LEDTS1. LINE1	LEDTS0. COL6	CCU40. OUT3		USIC0_CH 0.SEL00	USIC0_CH 1.SELO0		CCU40.IN3 B			USIC0_CH 0.DX2B	USIC0_CH 1.DX2B	
P0.10	BCCU0. OUT6	LEDTS1. LINE2	LEDTS0. COL5	ACMP0. OUT		USIC0_CH 0.SEL01	USIC0_CH 1.SELO1					USIC0_CH 0.DX2C	USIC0_CH 1.DX2C	
P0.11	BCCU0. OUT7	LEDTS1. LINE3	LEDTS0. COL4	USIC0_CH 0.MCLKOU T		USIC0_CH 0.SEL02	USIC0_CH 1.SELO2					USIC0_CH 0.DX2D	USIC0_CH 1.DX2D	
P0.12	BCCU0. OUT6	LEDTS1. LINE4	LEDTS0. COL3	LEDTS1. COL3		USIC0_CH 0.SEL03		BCCU0. TRAPINA	CCU40.IN0 A	CCU40.IN1 A	CCU40.IN2 A	CCU40.IN3 A	USIC0_CH 0.DX2E	
P0.13	WWDT. SERVICE_ OUT	LEDTS1. LINE5	LEDTS0. COL2	LEDTS1. COL2		USIC0_CH 0.SEL04						USIC0_CH 0.DX2F		
P0.14	BCCU0. OUT7	LEDTS1. LINE6	LEDTS0. COL1	LEDTS1. COL1		USIC0_CH 0.DOUT0	USIC0_CH 0.SCLKOU T					USIC0_CH 0.DX0A	USIC0_CH 0.DX1A	

3.1.2 Absolute Maximum Ratings

Stresses above the values listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

Table 11 Absolute Maximum Rating Parameters

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min	Typ.	Max.		
Junction temperature	T_J SR	-40	–	115	°C	–
Storage temperature	T_{ST} SR	-40	–	125	°C	–
Voltage on power supply pin with respect to V_{SSP}	V_{DDP} S R	-0.3	–	6	V	–
Voltage on any pin with respect to V_{SSP}	V_{IN} SR	-0.5	–	$V_{DDP} + 0.5$ or max. 6	V	whichever is lower
Voltage on any analog input pin with respect to V_{SSP}	V_{AIN} V_{AREF} SR	-0.5	–	$V_{DDP} + 0.5$ or max. 6	V	–
Input current on any pin during overload condition	I_{IN} SR	-10	–	10	mA	–
Absolute maximum sum of all input currents during overload condition	ΣI_{IN} SR	-50	–	+50	mA	–
Analog comparator input voltage	V_{CM} SR	-0.3	–	$V_{DDP} + 0.3$	V	–

3.1.3 Pin Reliability in Overload

When receiving signals from higher voltage devices, low-voltage devices experience overload currents and voltages that go beyond their own IO power supplies specification.

Table 12 defines overload conditions that will not cause any negative reliability impact if all the following conditions are met:

- full operation life-time is not exceeded
- **Operating Conditions** are met for
 - pad supply levels (V_{DDP})
 - temperature

3.1.4 Operating Conditions

The following operating conditions must not be exceeded in order to ensure correct operation and reliability of the XMC1200. All parameters specified in the following tables refer to these operating conditions, unless noted otherwise.

Table 15 Operating Conditions Parameters

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Ambient Temperature	T_A SR	-40	–	85	°C	Temp. Range F
		-40	–	105	°C	Temp. Range X
Digital supply voltage ¹⁾	V_{DDP} SR	1.8	–	5.5	V	
MCLK Frequency	f_{MCLK} CC	–	–	33.2	MHz	CPU clock
PCLK Frequency	f_{PCLK} CC	–	–	66.4	MHz	Peripherals clock
Short circuit current of digital outputs	I_{SC} SR	-5	–	5	mA	
Absolute sum of short circuit currents of the device	ΣI_{SC_D} SR	–	–	25	mA	

1) See also the Supply Monitoring thresholds, [Chapter 3.3.2](#).

3.2 DC Parameters

3.2.1 Input/Output Characteristics

Table 16 provides the characteristics of the input/output pins of the XMC1200.

Note: These parameters are not subject to production test, but verified by design and/or characterization.

Note: Unless otherwise stated, input DC and AC characteristics, including peripheral timings, assume that the input pads operate with the standard hysteresis.

Table 16 Input/Output Characteristics (Operating Conditions apply)

Parameter	Symbol	Limit Values		Unit	Test Conditions
		Min.	Max.		
Output low voltage on port pins (with standard pads)	V_{OLP} CC	–	1.0	V	$I_{OL} = 11 \text{ mA (5 V)}$ $I_{OL} = 7 \text{ mA (3.3 V)}$
		–	0.4	V	$I_{OL} = 5 \text{ mA (5 V)}$ $I_{OL} = 3.5 \text{ mA (3.3 V)}$
Output low voltage on high current pads	V_{OLP1} CC	–	1.0	V	$I_{OL} = 50 \text{ mA (5 V)}$ $I_{OL} = 25 \text{ mA (3.3 V)}$
		–	0.32	V	$I_{OL} = 10 \text{ mA (5 V)}$
		–	0.4	V	$I_{OL} = 5 \text{ mA (3.3 V)}$
Output high voltage on port pins (with standard pads)	V_{OHP} CC	$V_{DDP} - 1.0$	–	V	$I_{OH} = -10 \text{ mA (5 V)}$ $I_{OH} = -7 \text{ mA (3.3 V)}$
		$V_{DDP} - 0.4$	–	V	$I_{OH} = -4.5 \text{ mA (5 V)}$ $I_{OH} = -2.5 \text{ mA (3.3 V)}$
Output high voltage on high current pads	V_{OHP1} CC	$V_{DDP} - 0.32$	–	V	$I_{OH} = -6 \text{ mA (5 V)}$
		$V_{DDP} - 1.0$	–	V	$I_{OH} = -8 \text{ mA (3.3 V)}$
		$V_{DDP} - 0.4$	–	V	$I_{OH} = -4 \text{ mA (3.3 V)}$
Input low voltage on port pins (Standard Hysteresis)	V_{ILPS} SR	–	$0.19 \times V_{DDP}$	V	CMOS Mode (5 V, 3.3 V & 2.2 V)
Input high voltage on port pins (Standard Hysteresis)	V_{IHPS} SR	$0.7 \times V_{DDP}$	–	V	CMOS Mode (5 V, 3.3 V & 2.2 V)

Electrical Parameter
Table 16 Input/Output Characteristics (Operating Conditions apply) (cont'd)

Parameter	Symbol	Limit Values		Unit	Test Conditions
		Min.	Max.		
Input low voltage on port pins (Large Hysteresis)	V_{ILPL}	SR	–	$0.08 \times V_{DDP}$	V CMOS Mode (5 V, 3.3 V & 2.2 V) ¹⁰⁾
Input high voltage on port pins (Large Hysteresis)	V_{IHPL}	SR	$0.85 \times V_{DDP}$	–	V CMOS Mode (5 V, 3.3 V & 2.2 V) ¹⁰⁾
Rise time on High Current Pad ¹⁾	t_{HCPR}	CC	–	9	ns 50 pF @ 5 V ²⁾
			–	12	ns 50 pF @ 3.3 V ³⁾
			–	25	ns 50 pF @ 1.8 V ⁴⁾
Fall time on High Current Pad ¹⁾	t_{HCPF}	CC	–	9	ns 50 pF @ 5 V ²⁾
			–	12	ns 50 pF @ 3.3 V ³⁾
			–	25	ns 50 pF @ 1.8 V ⁴⁾
Rise time on Standard Pad ¹⁾	t_R	CC	–	12	ns 50 pF @ 5 V ⁵⁾
			–	15	ns 50 pF @ 3.3 V ⁶⁾
			–	31	ns 50 pF @ 1.8 V ⁷⁾
Fall time on Standard Pad ¹⁾	t_F	CC	–	12	ns 50 pF @ 5 V ⁵⁾
			–	15	ns 50 pF @ 3.3 V ⁶⁾
			–	31	ns 50 pF @ 1.8 V ⁷⁾
Input Hysteresis ⁸⁾	HYS	CC	$0.08 \times V_{DDP}$	–	V CMOS Mode (5 V), Standard Hysteresis
			$0.03 \times V_{DDP}$	–	V CMOS Mode (3.3 V), Standard Hysteresis
			$0.02 \times V_{DDP}$	–	V CMOS Mode (2.2 V), Standard Hysteresis
			$0.5 \times V_{DDP}$	$0.75 \times V_{DDP}$	V CMOS Mode(5 V), Large Hysteresis
			$0.4 \times V_{DDP}$	$0.75 \times V_{DDP}$	V CMOS Mode(3.3 V), Large Hysteresis
			$0.2 \times V_{DDP}$	$0.65 \times V_{DDP}$	V CMOS Mode(2.2 V), Large Hysteresis

Electrical Parameter
Table 16 Input/Output Characteristics (Operating Conditions apply) (cont'd)

Parameter	Symbol	Limit Values		Unit	Test Conditions
		Min.	Max.		
Pin capacitance (digital inputs/outputs)	C_{IO}	CC	–	10	pF
Pull-up resistor on port pins	R_{PUP}	CC	20	50	kohm
Pull-down resistor on port pins	R_{PDP}	CC	20	50	kohm
Input leakage current ⁹⁾	I_{OZP}	CC	-1	1	μA
					$0 < V_{IN} < V_{DDP}$, $T_A \leq 105^\circ\text{C}$
Voltage on any pin during V_{DDP} power off	V_{PO}	SR	–	0.3	V
Maximum current per pin (excluding P1, V_{DDP} and V_{SS})	I_{MP}	SR	-10	11	mA
Maximum current per high current pins	I_{MP1A}	SR	-10	50	mA
Maximum current into V_{DDP} (TSSOP28/16, VQFN24)	I_{MVDD1}	SR	–	130	mA
Maximum current into V_{DDP} (TSSOP38, VQFN40)	I_{MVDD2}	SR	–	260	mA
Maximum current out of V_{SS} (TSSOP28/16, VQFN24)	I_{MVSS1}	SR	–	130	mA
Maximum current out of V_{SS} (TSSOP38, VQFN40)	I_{MVSS2}	SR	–	260	mA

1) Rise/Fall time parameters are taken with 10% - 90% of supply.

2) Additional rise/fall time valid for $C_L = 50 \text{ pF} - C_L = 100 \text{ pF} @ 0.150 \text{ ns/pF}$ at 5 V supply voltage.

3) Additional rise/fall time valid for $C_L = 50 \text{ pF} - C_L = 100 \text{ pF} @ 0.205 \text{ ns/pF}$ at 3.3 V supply voltage.

4) Additional rise/fall time valid for $C_L = 50 \text{ pF} - C_L = 100 \text{ pF} @ 0.445 \text{ ns/pF}$ at 1.8 V supply voltage.

5) Additional rise/fall time valid for $C_L = 50 \text{ pF} - C_L = 100 \text{ pF} @ 0.225 \text{ ns/pF}$ at 5 V supply voltage.

6) Additional rise/fall time valid for $C_L = 50 \text{ pF} - C_L = 100 \text{ pF} @ 0.288 \text{ ns/pF}$ at 3.3 V supply voltage.

7) Additional rise/fall time valid for $C_L = 50 \text{ pF} - C_L = 100 \text{ pF} @ 0.588 \text{ ns/pF}$ at 1.8 V supply voltage.

3.2.2 Analog to Digital Converters (ADC)

Table 17 shows the Analog to Digital Converter (ADC) characteristics.

Note: These parameters are not subject to production test, but verified by design and/or characterization.

Table 17 ADC Characteristics (Operating Conditions apply)¹⁾

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Supply voltage range (internal reference)	V_{DD_int} SR	2.0	–	3.0	V	SHSCFG.AREF = 11 _B CALCTR.CALGNSTC = 0C _H
		3.0	–	5.5	V	SHSCFG.AREF = 10 _B
Supply voltage range (external reference)	V_{DD_ext} SR	3.0	–	5.5	V	SHSCFG.AREF = 00 _B
Analog input voltage range	V_{AIN} SR	$V_{SSP} - 0.05$	–	$V_{DDP} + 0.05$	V	
Auxiliary analog reference ground	V_{REFGND} SR	$V_{SSP} - 0.05$	–	1.0	V	G0CH0
		$V_{SSP} - 0.05$	–	0.2	V	G1CH0
Internal reference voltage (full scale value)	V_{REFINT} CC	5			V	
Switched capacitance of an analog input	C_{AINS} CC	–	1.2	2	pF	GNCTRxz.GAINy=00 _B (unity gain)
		–	1.2	2	pF	GNCTRxz.GAINy=01 _B (gain g1)
		–	4.5	6	pF	GNCTRxz.GAINy=10 _B (gain g2)
		–	4.5	6	pF	GNCTRxz.GAINy=11 _B (gain g3)
Total capacitance of an analog input	C_{AINT} CC	–	–	10	pF	
Total capacitance of the reference input	C_{AREFT} CC	–	–	10	pF	

3.3 AC Parameters

3.3.1 Testing Waveforms




Figure 16 Rise/Fall Time Parameters




Figure 17 Testing Waveform, Output Delay




Figure 18 Testing Waveform, Output High Impedance

Electrical Parameter

Figure 20 shows the typical curves for the accuracy of DCO1, with and without calibration based on temperature sensor, respectively.




Figure 20 Typical DCO1 accuracy over temperature

Table 26 provides the characteristics of the 32 kHz clock output from digital controlled oscillators, DCO2 in XMC1200.

Table 26 32 kHz DCO2 Characteristics (Operating Conditions apply)


Parameter	Symbol	Limit Values			Unit	Test Conditions
		Min.	Typ.	Max.		
Nominal frequency	f_{NOM}	CC	–	32.75	–	kHz under nominal conditions ¹⁾ after trimming
Accuracy	Δf_{LT}	CC	-1.7	–	3.4	% with respect to $f_{\text{NOM}}(\text{typ})$, over temperature (0 °C to 85 °C)
			-3.9	–	4.0	% with respect to $f_{\text{NOM}}(\text{typ})$, over temperature (-40 °C to 105 °C)

1) The deviation is relative to the factory trimmed frequency at nominal V_{DDC} and $T_A = + 25^\circ\text{C}$.


Electrical Parameter
Table 30 USIC SSC Slave Mode Timing

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
DX1 slave clock period	t_{CLK} SR	125	—	—	ns	
Select input DX2 setup to first clock input DX1 transmit edge ¹⁾	t_{10} SR	10	—	—	ns	
Select input DX2 hold after last clock input DX1 receive edge ¹⁾	t_{11} SR	10	—	—	ns	
Receive data input DX0/DX[5:3] setup time to shift clock receive edge ¹⁾	t_{12} SR	10	—	—	ns	
Data input DX0/DX[5:3] hold time from clock input DX1 receive edge ¹⁾	t_{13} SR	10	—	—	ns	
Data output DOUT[3:0] valid time	t_{14} CC	-	—	80	ns	

1) These input timings are valid for asynchronous input signal handling of slave select input, shift clock input, and receive data input (bits DXnCR.DSEN = 0).

Electrical Parameter

Figure 24 USIC IIS Master Transmitter Timing
Table 34 USIC IIS Slave Receiver Timing

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Clock period	t_6 SR	$4/f_{MCLK}$	-	-	ns	
Clock HIGH	t_7 SR	$0.35 \times t_{6min}$	-	-	ns	
Clock Low	t_8 SR	$0.35 \times t_{6min}$	-	-	ns	
Set-up time	t_9 SR	$0.2 \times t_{6min}$	-	-	ns	
Hold time	t_{10} SR	10	-	-	ns	


Figure 25 USIC IIS Slave Receiver Timing