

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	ARM® Cortex®-M0
Core Size	32-Bit Single-Core
Speed	32MHz
Connectivity	I <sup>2</sup> C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, I2S, POR, PWM, WDT
Number of I/O	20
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 14x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	28-TSSOP (0.173", 4.40mm Width)
Supplier Device Package	PG-TSSOP-28-16
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/xmc1202t028x0032abxuma1

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong





## **Table of Contents**

# **Table of Contents**

  .1  .2  .3  .4	Summary of Features8Ordering Information10Device Types10Device Type Features11Chip Identification Number12
2.1 2.2 2.2.1 2.2.2 2.2.2 2.2.3	General Device Information         14           Logic Symbols         14           Pin Configuration and Definition         16           Package Pin Summary         20           Port I/O Functions         24           Hardware Controlled I/O Function Description         25
3.1 3.1.1 3.1.2 3.1.3 3.1.4 3.2 3.2.1 3.2.2 3.2.3 3.2.4 3.2.5 3.2.6 3.2.7 3.3.3 3.3.1 3.3.2 3.3.3 3.3.4 3.3.5 3.3.6 3.3.6.1 3.3.6.2 3.3.6.3	Electrical Parameter         31           General Parameters         31           Parameter Interpretation         31           Absolute Maximum Ratings         32           Pin Reliability in Overload         32           Operating Conditions         35           DC Parameters         36           Input/Output Characteristics         36           Analog to Digital Converters (ADC)         40           Out of Range Comparator (ORC) Characteristics         44           Analog Comparator Characteristics         46           Temperature Sensor Characteristics         47           Power Supply Current         48           Flash Memory Parameters         53           AC Parameters         54           Testing Waveforms         54           Power-Up and Supply Monitoring Characteristics         55           On-Chip Oscillator Characteristics         57           Serial Wire Debug Port (SW-DP) Timing         59           SPD Timing Requirements         60           Peripheral Timings         61           Synchronous Serial Interface (USIC SSC) Timing         61           Inter-IC (IIC) Interface Timing         64           Inter-IC Sound (IIS) Interface Timing         66
<b>!</b> !.1 !.1.1 !.2	Package and Reliability68Package Parameters68Thermal Considerations68Package Outlines70



#### **About this Document**

### **About this Document**

This Data Sheet is addressed to embedded hardware and software developers. It provides the reader with detailed descriptions about the ordering designations, available features, electrical and physical characteristics of the XMC1200 series devices.

The document describes the characteristics of a superset of the XMC1200 series devices. For simplicity, the various device types are referred to by the collective term XMC1200 throughout this document.

### XMC<sup>™</sup>1000 Family User Documentation

The set of user documentation includes:

- Reference Manual
  - decribes the functionality of the superset of devices.
- Data Sheets
  - list the complete ordering designations, available features and electrical characteristics of derivative devices.
- Errata Sheets
  - list deviations from the specifications given in the related Reference Manual or Data Sheets. Errata Sheets are provided for the superset of devices.

Attention: Please consult all parts of the documentation set to attain consolidated knowledge about your device.

Application related guidance is provided by **Users Guides** and **Application Notes**.

Please refer to <a href="http://www.infineon.com/xmc1000">http://www.infineon.com/xmc1000</a> to get access to the latest versions of those documents.



### **Summary of Features**

### **On-Chip Debug Support**

- Support for debug features: 4 breakpoints, 2 watchpoints
- Various interfaces: ARM serial wire debug (SWD), single pin debug (SPD)

### 1.1 Ordering Information

The ordering code for an Infineon microcontroller provides an exact reference to a specific product. The code "XMC1<DDD>-<Z><PPP><T><FFFF>" identifies:

- <DDD> the derivatives function set
- <Z> the package variant
  - T: TSSOP
  - Q: VQFN
- · <PPP> package pin count
- <T> the temperature range:
  - F: -40°C to 85°C
  - X: -40°C to 105°C
- <FFFF> the Flash memory size.

For ordering codes for the XMC1200 please contact your sales representative or local distributor.

This document describes several derivatives of the XMC1200 series, some descriptions may not apply to a specific product. Please see **Table 1**.

For simplicity the term XMC1200 is used for all derivatives throughout this document.

# 1.2 Device Types

These device types are available and can be ordered through Infineon's direct and/or distribution channels.

Table 1 Synopsis of XMC1200 Device Types

Derivative	Package	Flash Kbytes	SRAM Kbytes	
XMC1201-T028F0016	PG-TSSOP-28-16	16	16	
XMC1201-T028F0032	PG-TSSOP-28-16	32	16	
XMC1201-T038F0016	PG-TSSOP-38-9	16	16	
XMC1201-T038F0032	PG-TSSOP-38-9	32	16	
XMC1201-T038F0064	PG-TSSOP-38-9	64	16	
XMC1201-T038F0128	PG-TSSOP-38-9	128	16	
XMC1201-T038F0200	PG-TSSOP-38-9	200	16	
XMC1200-T038F0200	PG-TSSOP-38-9	200	16	



#### **General Device Information**




Figure 5 XMC1200 PG-TSSOP-28 Pin Configuration (top view)




Figure 6 XMC1200 PG-TSSOP-16 Pin Configuration (top view)



#### **General Device Information**

### 2.2.1 Package Pin Summary

The following general building block is used to describe each pin:

Table 5 Package Pin Mapping Description

Function	Package A	Package B	 Pad Type
Px.y	N	N	Pad Class

The table is sorted by the "Function" column, starting with the regular Port pins (Px.y), followed by the supply pins.

The following columns, titled with the supported package variants, lists the package pin number to which the respective function is mapped in that package.

The "Pad Type" indicates the employed pad type:

- STD\_INOUT (standard bi-directional pads)
- STD\_INOUT/AN (standard bi-directional pads with analog input)
- High Current (high current bi-directional pads)
- STD\_IN/AN (standard input pads with analog input)
- Power (power supply)

Details about the pad properties are defined in the Electrical Parameters.

Table 6 Package Pin Mapping

Function	VQFN 40	TSSOP 38	TSSOP 28	VQFN 24	TSSOP 16	Pad Type	Notes
P0.0	23	17	13	15	7	STD_INO UT	
P0.1	24	18	-	-	-	STD_INO UT	
P0.2	25	19	-	-	-	STD_INO UT	
P0.3	26	20	-	-	-	STD_INO UT	
P0.4	27	21	14	-	-	STD_INO UT	
P0.5	28	22	15	16	8	STD_INO UT	
P0.6	29	23	16	17	9	STD_INO UT	



## **General Device Information**

Table 6 Package Pin Mapping (cont'd)

Function	VQFN 40	TSSOP 38	TSSOP 28	VQFN 24	TSSOP 16	Pad Type	Notes
P2.1	2	36	26	2	-	STD_INO UT/AN	
P2.2	3	37	27	3	-	STD_IN/A N	
P2.3	4	38	-	-	-	STD_IN/A N	
P2.4	5	1	-	-	-	STD_IN/A N	
P2.5	6	2	28	-	-	STD_IN/A N	
P2.6	7	3	1	4	16	STD_IN/A N	
P2.7	8	4	2	5	1	STD_IN/A N	
P2.8	9	5	3	5	1	STD_IN/A N	
P2.9	10	6	4	6	2	STD_IN/A N	
P2.10	11	7	5	7	3	STD_INO UT/AN	
P2.11	12	8	6	8	4	STD_INO UT/AN	
VSS	13	9	7	9	5	Power	Supply GND, ADC reference GND
VDD	14	10	8	10	6	Power	Supply VDD, ADC reference voltage/ ORC reference voltage
VDDP	15	10	8	10	6	Power	When VDD is supplied, VDDP has to be supplied with the same voltage.



### 3 Electrical Parameter

This section provides the electrical parameter which are implementation-specific for the XMC1200.

### 3.1 General Parameters

## 3.1.1 Parameter Interpretation

The parameters listed in this section represent partly the characteristics of the XMC1200 and partly its requirements on the system. To aid interpreting the parameters easily when evaluating them for a design, they are indicated by the abbreviations in the "Symbol" column:

#### CC

Such parameters indicate **C**ontroller **C**haracteristics, which are distinctive feature of the XMC1200 and must be regarded for a system design.

#### SR

Such parameters indicate **S**ystem Requirements, which must be provided by the application system in which the XMC1200 is designed in.



# 3.1.4 Operating Conditions

The following operating conditions must not be exceeded in order to ensure correct operation and reliability of the XMC1200. All parameters specified in the following tables refer to these operating conditions, unless noted otherwise.

Table 15 Operating Conditions Parameters

Parameter	Symbol		Values	3	Unit	Note /
		Min.	Тур.	Max.		Test Condition
Ambient Temperature	$T_{A}SR$	-40	_	85	°C	Temp. Range F
		-40	_	105	°C	Temp. Range X
Digital supply voltage <sup>1)</sup>	$V_{DDP}SR$	1.8	_	5.5	V	
MCLK Frequency	$f_{MCLK}$ CC	_	_	33.2	MHz	CPU clock
PCLK Frequency	$f_{PCLK}CC$	-	-	66.4	MHz	Peripherals clock
Short circuit current of digital outputs	$I_{\mathrm{SC}}$ SR	-5	-	5	mA	
Absolute sum of short circuit currents of the device	$\Sigma I_{\mathrm{SC\_D}}$ SR	-	-	25	mA	

<sup>1)</sup> See also the Supply Monitoring thresholds, Chapter 3.3.2.



Table 16 Input/Output Characteristics (Operating Conditions apply) (cont'd)

Parameter	Symbol		Limit '	<b>Values</b>	Unit	Test Conditions		
			Min.	Max.	=			
Input low voltage on port pins (Large Hysteresis)	$V_{ILPL}$	SR	-	$0.08 \times V_{DDP}$	V	CMOS Mode (5 V, 3.3 V & 2.2 V) <sup>10)</sup>		
Input high voltage on port pins (Large Hysteresis)	$V_{IHPL}$	SR	$0.85 \times V_{\rm DDP}$	_	V	CMOS Mode (5 V, 3.3 V & 2.2 V) <sup>10)</sup>		
Rise time on High	$t_{HCPR}$	CC	_	9	ns	50 pF @ 5 V <sup>2)</sup>		
Current Pad <sup>1)</sup>			_	12	ns	50 pF @ 3.3 V <sup>3)</sup>		
			_	25	ns	50 pF @ 1.8 V <sup>4)</sup>		
Fall time on High	$t_{HCPF}$	СС	_	9	ns	50 pF @ 5 V <sup>2)</sup>		
Current Pad <sup>1)</sup>			_	12	ns	50 pF @ 3.3 V <sup>3)</sup>		
			_	25	ns	50 pF @ 1.8 V <sup>4)</sup>		
Rise time on Standard	$t_{R}$	CC	-	12	ns	50 pF @ 5 V <sup>5)</sup>		
Pad <sup>1)</sup>			_	15	ns	50 pF @ 3.3 V <sup>6)</sup>		
			_	31	ns	50 pF @ 1.8 V <sup>7)</sup>		
Fall time on Standard	$t_{F}$	CC	_	12	ns	50 pF @ 5 V <sup>5)</sup>		
Pad <sup>1)</sup>			_	15	ns	50 pF @ 3.3 V <sup>6)</sup>		
			_	31	ns	50 pF @ 1.8 V <sup>7)</sup>		
Input Hysteresis <sup>8)</sup>	HYS	CC	$0.08 \times \\ V_{\rm DDP}$	_	V	CMOS Mode (5 V), Standard Hysteresis		
			$0.03 \times \\ V_{\rm DDP}$	_	V	CMOS Mode (3.3 V), Standard Hysteresis		
			$\begin{array}{c} 0.02 \times \\ V_{\rm DDP} \end{array}$	_	V	CMOS Mode (2.2 V), Standard Hysteresis		
			$0.5  imes V_{ m DDP}$	$0.75 \times V_{\rm DDP}$	V	CMOS Mode(5 V), Large Hysteresis		
					$0.4 imes V_{ m DDP}$	$0.75  imes V_{ m DDP}$	V	CMOS Mode(3.3 V), Large Hysteresis
			$0.2  imes V_{ m DDP}$	$0.65  imes V_{ m DDP}$	V	CMOS Mode(2.2 V), Large Hysteresis		



Table 16 Input/Output Characteristics (Operating Conditions apply) (cont'd)

Parameter	Symbol		Limit	Values	Unit	Test Conditions
				Min. Max.		
Pin capacitance (digital inputs/outputs)	$C_{IO}$	CC	_	10	pF	
Pull-up resistor on port pins	$R_{PUP}$	CC	20	50	kohm	$V_{IN} = V_{SSP}$
Pull-down resistor on port pins	$R_{PDP}$	CC	20	50	kohm	$V_{IN} = V_{DDP}$
Input leakage current <sup>9)</sup>	$I_{OZP}$	CC	-1	1	μА	$0 < V_{\rm IN} < V_{\rm DDP},$ $T_{\rm A} \le 105~{\rm ^{\circ}C}$
Voltage on any pin during $V_{DDP}$ power off	$V_{PO}$	SR	-	0.3	V	10)
Maximum current per pin (excluding P1, $V_{\rm DDP}$ and $V_{\rm SS}$ )	$I_{MP}$	SR	-10	11	mA	-
Maximum current per high currrent pins	$I_{MP1A}$	SR	-10	50	mA	-
Maximum current into $V_{\rm DDP}$ (TSSOP28/16, VQFN24)	$I_{MVDD1}$	SR	_	130	mA	10)
$\begin{array}{l} {\rm Maximum~current~into} \\ {V_{\rm DDP}} \ ({\rm TSSOP38}, \\ {\rm VQFN40}) \end{array}$	$I_{MVDD2}$	SR	_	260	mA	10)
Maximum current out of $V_{\rm SS}$ (TSSOP28/16, VQFN24)	I <sub>MVSS1</sub>	SR	_	130	mA	10)
Maximum current out of $V_{\rm SS}$ (TSSOP38, VQFN40)	$I_{MVSS2}$	SR	_	260	mA	10)
	1					

<sup>1)</sup> Rise/Fall time parameters are taken with 10% - 90% of supply.

<sup>2)</sup> Additional rise/fall time valid for  $C_L$  = 50 pF -  $C_L$  = 100 pF @ 0.150 ns/pF at 5 V supply voltage.

<sup>3)</sup> Additional rise/fall time valid for  $C_L$  = 50 pF -  $C_L$  = 100 pF @ 0.205 ns/pF at 3.3 V supply voltage.

<sup>4)</sup> Additional rise/fall time valid for  $C_L$  = 50 pF -  $C_L$  = 100 pF @ 0.445 ns/pF at 1.8 V supply voltage.

<sup>5)</sup> Additional rise/fall time valid for C<sub>1</sub> = 50 pF - C<sub>1</sub> = 100 pF @ 0.225 ns/pF at 5 V supply voltage.

<sup>6)</sup> Additional rise/fall time valid for  $C_L$  = 50 pF -  $C_L$  = 100 pF @ 0.288 ns/pF at 3.3 V supply voltage.

<sup>7)</sup> Additional rise/fall time valid for C<sub>1</sub> = 50 pF - C<sub>1</sub> = 100 pF @ 0.588 ns/pF at 1.8 V supply voltage.






Figure 11 ADC Voltage Supply



Table 21 Power Supply Parameters;  $V_{DDP} = 5V$ 

Parameter	Symbol	Values			Unit	Note /
		Min	Typ. <sup>1)</sup>	Max.	-	Test Condition
		•				
Sleep mode current	$I_{DDPSD}CC$	_	1.8	_	mA	32 / 64
Peripherals clock disabled Flash active			1.7	-	mA	24 / 48
$f_{\text{MCLK}}/f_{\text{PCLK}}$ in MHz <sup>5)</sup>			1.6	_	mA	16 / 32
J WOLK - J FOLK			1.5	_	mA	8 / 16
			1.4	_	mA	1/1
Sleep mode current	$I_{DDPSR}CC$	_	1.2	_	mA	32 / 64
Peripherals clock disabled			1.1	_	mA	24 / 48
Flash powered down $f_{\rm MCLK}/f_{\rm PCLK}$ in MHz <sup>6)</sup>			1.0	_	mA	16 / 32
JINGLE JPOLE			0.8	_	mA	8 / 16
			0.7	_	mA	1 / 1
Deep Sleep mode current <sup>7)</sup>	$I_{DDPDS}CC$	_	0.24	_	mA	
Wake-up time from Sleep to Active mode <sup>8)</sup>	t <sub>SSA</sub> CC	_	6	_	cycles	
Wake-up time from Deep Sleep to Active mode <sup>9)</sup>	t <sub>DSA</sub> CC	_	280	_	μsec	

- 1) The typical values are measured at  $T_A$  = + 25 °C and  $V_{DDP}$  = 5 V.
- 2) CPU and all peripherals clock enabled, Flash is in active mode.
- 3) CPU enabled, all peripherals clock disabled, Flash is in active mode.
- 4) CPU in sleep, all peripherals clock enabled and Flash is in active mode.
- 5) CPU in sleep, Flash is in active mode.
- 6) CPU in sleep, Flash is powered down and code executed from RAM after wake-up.
- 7) CPU in sleep, peripherals clock disabled, Flash is powered down and code executed from RAM after wake-up.
- 8) CPU in sleep, Flash is in active mode during sleep mode.
- 9) CPU in sleep, Flash is in powered down mode during deep sleep mode.



Table 24 Power-Up and Supply Monitoring Parameters (Operating Conditions apply)<sup>1)</sup> (cont'd)

Parameter	Symbol		Values		Unit	Note /
		Min.	Тур.	Max.		Test Condition
$\overline{V_{\mathrm{DDP}}}$ brownout reset voltage	$V_{DDPBO}$ CC	1.55	1.62	1.75	V	calibrated, before user code starts running
$V_{\mathrm{DDP}}$ voltage to ensure defined pad states	$V_{DDPPA}$ CC	-	1.0	_	V	
Start-up time from power-on reset	t <sub>SSW</sub> SR	-	320	_	μs	Time to the first user code instruction in all start-up modes <sup>4)</sup>
BMI program time	t <sub>BMI</sub> SR	_	8.25	_	ms	Time taken from a user-triggered system reset after BMI installation is is requested

- 1) Not all parameters are 100% tested, but are verified by design/characterisation.
- A capacitor of at least 100 nF has to be added between V<sub>DDP</sub> and V<sub>SSP</sub> to fulfill the requirement as stated for this parameter.
- 3) Valid for a 100 nF buffer capacitor connected to supply pin where current from capacitor is forwarded only to the chip. A larger capacitor value has to be chosen if the power source sink a current.
- 4) This values does not include the ramp-up time. During startup firmware execution, MCLK is running at 32 MHz and the clocks to peripheral as specified in register CGATSTATO are gated.




Figure 19 Supply Threshold Parameters



# 3.3.6 Peripheral Timings

Note: These parameters are not subject to production test, but verified by design and/or characterization.

## 3.3.6.1 Synchronous Serial Interface (USIC SSC) Timing

The following parameters are applicable for a USIC channel operated in SSC mode.

Note: Operating Conditions apply.

Table 29 USIC SSC Master Mode Timing

Parameter	Symbo	ı	Values	S	Unit	Note / Test Condition
		Min.	Тур.	Max.		
SCLKOUT master clock period	t <sub>CLK</sub> CC	62.5	-	_	ns	
Slave select output SELO active to first SCLKOUT transmit edge	<i>t</i> <sub>1</sub> CC	80	-	-	ns	
Slave select output SELO inactive after last SCLKOUT receive edge	t <sub>2</sub> CO	0	_	_	ns	
Data output DOUT[3:0] valid time	<i>t</i> <sub>3</sub> CC	-10	-	10	ns	
Receive data input DX0/DX[5:3] setup time to SCLKOUT receive edge	t <sub>4</sub> SF	80	-	-	ns	
Data input DX0/DX[5:3] hold time from SCLKOUT receive edge	t <sub>5</sub> SF	0	-	-	ns	



Table 30 USIC SSC Slave Mode Timing

Parameter	Symbol		Values			Unit	Note /
			Min.	Тур.	Max.		Test Condition
DX1 slave clock period	$t_{CLK}$	SR	125	_	_	ns	
Select input DX2 setup to first clock input DX1 transmit edge <sup>1)</sup>	t <sub>10</sub>	SR	10	_	-	ns	
Select input DX2 hold after last clock input DX1 receive edge <sup>1)</sup>	t <sub>11</sub>	SR	10	_	-	ns	
Receive data input DX0/DX[5:3] setup time to shift clock receive edge <sup>1)</sup>	t <sub>12</sub>	SR	10	_	-	ns	
Data input DX0/DX[5:3] hold time from clock input DX1 receive edge <sup>1)</sup>	t <sub>13</sub>	SR	10	_	-	ns	
Data output DOUT[3:0] valid time	t <sub>14</sub>	СС	-	_	80	ns	

<sup>1)</sup> These input timings are valid for asynchronous input signal handling of slave select input, shift clock input, and receive data input (bits DXnCR.DSEN = 0).



# 3.3.6.2 Inter-IC (IIC) Interface Timing

The following parameters are applicable for a USIC channel operated in IIC mode.

Note: Operating Conditions apply.

Table 31 USIC IIC Standard Mode Timing<sup>1)</sup>

Parameter	Symbol		Values	5	Unit	Note / Test Condition
		Min.	Тур.	Max.		
Fall time of both SDA and SCL	t <sub>1</sub> CC/SR	-	-	300	ns	
Rise time of both SDA and SCL	t <sub>2</sub> CC/SR	-	-	1000	ns	
Data hold time	t <sub>3</sub> CC/SR	0	-	-	μs	
Data set-up time	$t_4$ CC/SR	250	-	-	ns	
LOW period of SCL clock	t <sub>5</sub> CC/SR	4.7	-	-	μs	
HIGH period of SCL clock	t <sub>6</sub> CC/SR	4.0	-	-	μs	
Hold time for (repeated) START condition	t <sub>7</sub> CC/SR	4.0	-	-	μs	
Set-up time for repeated START condition	t <sub>8</sub> CC/SR	4.7	-	-	μs	
Set-up time for STOP condition	t <sub>9</sub> CC/SR	4.0	-	-	μs	
Bus free time between a STOP and START condition	t <sub>10</sub> CC/SR	4.7	-	-	μs	
Capacitive load for each bus line	$C_{b}SR$	-	-	400	pF	

Due to the wired-AND configuration of an IIC bus system, the port drivers of the SCL and SDA signal lines need to operate in open-drain mode. The high level on these lines must be held by an external pull-up device, approximately 10 kOhm for operation at 100 kbit/s, approximately 2 kOhm for operation at 400 kbit/s.



Table 32 USIC IIC Fast Mode Timing<sup>1)</sup>

Parameter	Symbol		Values	5	Unit	Note / Test Condition
		Min.	Тур.	Max.		
Fall time of both SDA and SCL	t <sub>1</sub> CC/SR	20 + 0.1*C <sub>b</sub>	-	300	ns	
Rise time of both SDA and SCL	t <sub>2</sub> CC/SR	20 + 0.1*C <sub>b</sub>	-	300	ns	
Data hold time	t <sub>3</sub> CC/SR	0	-	-	μs	
Data set-up time	t <sub>4</sub> CC/SR	100	-	-	ns	
LOW period of SCL clock	t <sub>5</sub> CC/SR	1.3	-	-	μs	
HIGH period of SCL clock	t <sub>6</sub> CC/SR	0.6	-	-	μs	
Hold time for (repeated) START condition	t <sub>7</sub> CC/SR	0.6	-	-	μs	
Set-up time for repeated START condition	t <sub>8</sub> CC/SR	0.6	-	-	μs	
Set-up time for STOP condition	t <sub>9</sub> CC/SR	0.6	-	-	μs	
Bus free time between a STOP and START condition	t <sub>10</sub> CC/SR	1.3	-	-	μs	
Capacitive load for each bus line	$C_{\rm b}{\rm SR}$	-	-	400	pF	

<sup>1)</sup> Due to the wired-AND configuration of an IIC bus system, the port drivers of the SCL and SDA signal lines need to operate in open-drain mode. The high level on these lines must be held by an external pull-up device, approximately 10 kOhm for operation at 100 kbit/s, approximately 2 kOhm for operation at 400 kbit/s.

<sup>2)</sup> C<sub>b</sub> refers to the total capacitance of one bus line in pF.






Figure 24 USIC IIS Master Transmitter Timing

Table 34 USIC IIS Slave Receiver Timing

Parameter	Symbol		Values	i	Unit	Note / Test Condition
		Min.	Тур.	Max.		
Clock period	t <sub>6</sub> SR	4/f <sub>MCLK</sub>	-	-	ns	
Clock HIGH	t <sub>7</sub> SR	0.35 x t <sub>6min</sub>	-	-	ns	
Clock Low	t <sub>8</sub> SR	0.35 x t <sub>6min</sub>	-	-	ns	
Set-up time	t <sub>9</sub> SR	0.2 x t <sub>6min</sub>	-	-	ns	
Hold time	t <sub>10</sub> SR	10	-	-	ns	




Figure 25 USIC IIS Slave Receiver Timing



#### Package and Reliability

# 4 Package and Reliability

The XMC1200 is a member of the XMC<sup>™</sup>1000 Family of microcontrollers. It is also compatible to a certain extent with members of similar families or subfamilies.

Each package is optimized for the device it houses. Therefore, there may be slight differences between packages of the same pin-count but for different device types. In particular, the size of the exposed die pad may vary.

If different device types are considered or planned for an application, it must be ensured that the board layout fits all packages under consideration.

### 4.1 Package Parameters

Table 35 provides the thermal characteristics of the packages used in XMC1200.

Table 35 Thermal Characteristics of the Packages

Parameter	Symbol	Lim	it Values	Unit	Package Types
		Min.	Max.		
Exposed Die Pad Dimensions	Ex × Ey	-	2.7 × 2.7	mm	PG-VQFN-24-19
	CC	-	3.7 × 3.7	mm	PG-VQFN-40-13
Thermal resistance Junction-Ambient	$R_{\Theta \sf JA}$ CC	-	104.6	K/W	PG-TSSOP-16-8 <sup>1)</sup>
		-	83.2	K/W	PG-TSSOP-28-16 <sup>1)</sup>
		-	70.3	K/W	PG-TSSOP-38-9 <sup>1)</sup>
		-	46.0	K/W	PG-VQFN-24-19 <sup>1)</sup>
		-	38.4	K/W	PG-VQFN-40-13 <sup>1)</sup>

<sup>1)</sup> Device mounted on a 4-layer JEDEC board (JESD 51-5); exposed pad soldered.

Note: For electrical reasons, it is required to connect the exposed pad to the board ground  $V_{\rm SSP}$ , independent of EMC and thermal requirements.

#### 4.1.1 Thermal Considerations

When operating the XMC1200 in a system, the total heat generated in the chip must be dissipated to the ambient environment to prevent overheating and the resulting thermal damage.

The maximum heat that can be dissipated depends on the package and its integration into the target board. The "Thermal resistance  $R_{\Theta JA}$ " quantifies these parameters. The power dissipation must be limited so that the average junction temperature does not exceed 115 °C.



## Package and Reliability




Figure 30 PG-VQFN-40-13

All dimensions in mm.

Subject to Agreement on the Use of Product Information