

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

| Details | |
|----------------------------|--|
| Product Status | Active |
| Core Processor | ARM® Cortex®-M0 |
| Core Size | 32-Bit Single-Core |
| Speed | 32MHz |
| Connectivity | I ² C, LINbus, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, I2S, POR, PWM, WDT |
| Number of I/O | 20 |
| Program Memory Size | 64KB (64K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 16K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 5.5V |
| Data Converters | A/D 14x12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 105°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 28-TSSOP (0.173", 4.40mm Width) |
| Supplier Device Package | PG-TSSOP-28-16 |
| Purchase URL | https://www.e-xfl.com/product-detail/infineon-technologies/xmc1202t028x0064abxuma1 |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong





| Table of Contents | Tab | le | of | Co | nte | nts |
|-------------------|-----|----|----|----|-----|-----|
|-------------------|-----|----|----|----|-----|-----|

| 5 Quality Declaration | 75 |
|-----------------------|----|
|-----------------------|----|



Summary of Features

1 Summary of Features

The XMC1200 devices are members of the XMC[™]1000 Family of microcontrollers based on the ARM Cortex-M0 processor core. The XMC1200 series devices are optimized for LED Lighting and Human-Machine interface (HMI) applications.




Figure 1 System Block Diagram

CPU Subsystem

- CPU Core
 - High-performance 32-bit ARM Cortex-M0 CPU
 - Most 16-bit Thumb and subset of 32-bit Thumb2 instruction set
 - Single cycle 32-bit hardware multiplier



Summary of Features

- System timer (SysTick) for Operating System support
- Ultra low power consumption
- Nested Vectored Interrupt Controller (NVIC)
- Event Request Unit (ERU) for processing of external and internal service requests

On-Chip Memories

- 8 kbytes on-chip ROM
- 16 kbytes on-chip high-speed SRAM
- up to 200 kbytes on-chip Flash program and data memory

Communication Peripherals

- Two Universal Serial Interface Channels (USIC), usable as UART, double-SPI, quad-SPI, IIC, IIS and LIN interfaces
- LED and Touch-Sense Controller (LEDTS) for Human-Machine interface

Analog Frontend Peripherals

- A/D Converters
 - up to 12 analog input pins
 - 2 sample and hold stages with 8 analog input channels each
 - fast 12-bit analog to digital converter with adjustable gain
- Up to 8 channels of out of range comparators (ORC)
- Up to 3 fast analog comparators (ACMP)
- Temperature Sensor (TSE)

Industrial Control Peripherals

- Capture/Compare Units 4 (CCU4) as general purpose timers
- Brightness and Colour Control Unit (BCCU), for LED color and dimming application

System Control

- Window Watchdog Timer (WDT) for safety sensitive applications
- Real Time Clock module with alarm support (RTC)
- System Control Unit (SCU) for system configuration and control
- Pseudo random number generator (PRNG) for fast random data generation

Input/Output Lines

- Programmable port driver control module (PORTS)
- Individual bit addressability
- · Tri-stated in input mode
- Push/pull or open drain output mode
- Configurable pad hysteresis



Summary of Features

Table 1 Synopsis of XMC1200 Device Types (cont'd)

| Derivative | Package | Flash Kbytes | SRAM Kbytes | |
|-------------------|----------------|-----------------|----------------|--|
| XMC1202-T028X0016 | PG-TSSOP-28-16 | 16 | | |
| XMC1202-T028X0032 | PG-TSSOP-28-16 | 32 | 16 | |
| XMC1202-T028X0064 | PG-TSSOP-28-16 | 64 | 16 | |
| XMC1202-T016X0016 | PG-TSSOP-16-8 | 16 | 16 | |
| XMC1202-T016X0032 | PG-TSSOP-16-8 | 32 | 16 | |
| XMC1202-T016X0064 | PG-TSSOP-16-8 | 64 | 16 | |
| XMC1202-Q024X0016 | PG-VQFN-24-19 | 16 | 16 | |
| XMC1202-Q024X0032 | PG-VQFN-24-19 | 32 | 16 | |
| XMC1201-Q040F0016 | PG-VQFN-40-13 | 16 | 16 | |
| XMC1201-Q040F0032 | PG-VQFN-40-13 | 32 | 16 | |
| XMC1201-Q040F0064 | PG-VQFN-40-13 | 64 | 16 | |
| XMC1201-Q040F0128 | PG-VQFN-40-13 | 128 | 16 | |
| XMC1201-Q040F0200 | PG-VQFN-40-13 | 200 | 16 | |
| XMC1202-Q040X0016 | PG-VQFN-40-13 | 16 | 16 | |
| XMC1202-Q040X0032 | PG-VQFN-40-13 | 32 | 16 | |

1.3 Device Type Features

The following table lists the available features per device type.

Table 2 Features of XMC1200 Device Types¹⁾

| Derivative | ADC channel | ACMP | BCCU | LEDTS | |
|-----------------|-------------|------|------|-------|--|
| XMC1200-T038 | 16 | 3 | 1 | 2 | |
| XMC1201-T028 | 14 | - | - | 2 | |
| XMC1201-T038 | 16 | - | - | 2 | |
| XMC1202-T028 14 | | 3 | 1 | - | |
| XMC1202-T016 | 11 | 2 | 1 | - | |
| XMC1202-Q024 | 13 | 3 | 1 | - | |
| XMC1201-Q040 | 16 | - | - | 2 | |
| XMC1202-Q040 | 16 | 3 | 1 | - | |

¹⁾ Features that are not included in this table are available in all the derivatives



General Device Information

Table 6 Package Pin Mapping (cont'd)

| Function | VQFN 40 | TSSOP 38 | TSSOP 28 | VQFN 24 | TSSOP 16 | Pad Type | Notes |
|----------|------------|-------------|-------------|------------|-------------|------------------|--|
| P2.1 | 2 | 36 | 26 | 2 | - | STD_INO UT/AN | |
| P2.2 | 3 | 37 | 27 | 3 | - | STD_IN/A N | |
| P2.3 | 4 | 38 | - | - | - | STD_IN/A N | |
| P2.4 | 5 | 1 | - | - | - | STD_IN/A N | |
| P2.5 | 6 | 2 | 28 | - | - | STD_IN/A N | |
| P2.6 | 7 | 3 | 1 | 4 | 16 | STD_IN/A N | |
| P2.7 | 8 | 4 | 2 | 5 | 1 | STD_IN/A N | |
| P2.8 | 9 | 5 | 3 | 5 | 1 | STD_IN/A N | |
| P2.9 | 10 | 6 | 4 | 6 | 2 | STD_IN/A N | |
| P2.10 | 11 | 7 | 5 | 7 | 3 | STD_INO UT/AN | |
| P2.11 | 12 | 8 | 6 | 8 | 4 | STD_INO UT/AN | |
| VSS | 13 | 9 | 7 | 9 | 5 | Power | Supply GND, ADC reference GND |
| VDD | 14 | 10 | 8 | 10 | 6 | Power | Supply VDD, ADC reference voltage/ ORC reference voltage |
| VDDP | 15 | 10 | 8 | 10 | 6 | Power | When VDD is supplied, VDDP has to be supplied with the same voltage. |



General Device Information

Table 6 Package Pin Mapping (cont'd)

| Function | VQFN 40 | TSSOP 38 | TSSOP 28 | VQFN 24 | TSSOP 16 | Pad Type | Notes |
|----------|-------------|-------------|-------------|-------------|-------------|----------|--|
| VSSP | 31 | 25 | - | - | - | Power | I/O port ground |
| VDDP | 32 | 26 | - | - | - | Power | I/O port supply |
| VSSP | Exp. Pad | - | - | Exp. Pad | | Power | Exposed Die Pad The exposed die pad is connected internally to VSSP. For proper operation, it is mandatory to connect the exposed pad to the board ground. For thermal aspects, please refer to the Package and Reliability chapter. |



General Device Information

2.2.3 Hardware Controlled I/O Function Description

The following general building block is used to describe the hardware I/O and pull control functions of each PORT pin:

Table 8 Hardware Controlled I/O Function Description

| Function | Outputs | Inputs | Pull Control | | |
|----------|----------|----------|--------------|----------|--|
| | HWO0 | HWI0 | HW0_PD | HW0_PU | |
| P0.0 | MODB.OUT | MODB.INA | | | |
| Pn.y | | | MODC.OUT | MODC.OUT | |

By Pn_HWSEL, it is possible to select between different hardware "masters" (HWO0/HWI0, HWO1/HWI1). The selected peripheral can take control of the pin(s). Hardware control overrules settings in the respective port pin registers. Additional hardware signals HW0_PD/HW1_PD and HW0_PU/HW1_PU controlled by the peripherals can be used to control the pull devices of the pin.

Please refer to the **Hardware Controlled I/O Functions** table for the complete hardware I/O and pull control function mapping.

Infineon

Table 9 **Port I/O Functions**

| Function | | Outputs | | | | | | Inputs | | | | | | | |
|----------|------------------|---------------------------|-----------------|---------------------------|----------------|---------------------------|---------------------------|-----------|-----------------|--------------------|----------|--------------------|--------------------|--------------------|----------|
| | ALT1 | ALT2 | ALT3 | ALT4 | ALT5 | ALT6 | ALT7 | Input | Input | Input | Input | Input | Input | Input | Input |
| P0.15 | BCCU0. OUT8 | LEDTS1. LINE7 | LEDTS0. COL0 | LEDTS1. COL0 | | USICO_CH 0.DOUT0 | USIC0_CH 1.MCLKOU T | | | | | USICO_CH 0.DX0B | | | |
| P1.0 | BCCU0. OUT0 | CCU40. OUT0 | LEDTS0. COL0 | LEDTS1. COLA | | ACMP1. OUT | USIC0_CH 0.DOUT0 | | | | | USICO_CH 0.DX0C | | | |
| P1.1 | VADC0. EMUX00 | CCU40. OUT1 | LEDTS0. COL1 | LEDTS1. COL0 | | USIC0_CH 0.DOUT0 | USIC0_CH 1.SELO0 | | | | | USICO_CH 0.DX0D | USIC0_CH 0.DX1D | USIC0_CH 1.DX2E | |
| P1.2 | VADC0. EMUX01 | CCU40. OUT2 | LEDTS0. COL2 | LEDTS1. COL1 | | ACMP2. OUT | USIC0_CH 1.DOUT0 | | | | | USIC0_CH 1.DX0B | | | |
| P1.3 | VADC0. EMUX02 | CCU40. OUT3 | LEDTS0. COL3 | LEDTS1. COL2 | | USIC0_CH 1.SCLKOU T | USIC0_CH 1.DOUT0 | | | | | USICO_CH 1.DX0A | USICO_CH 1.DX1A | | |
| P1.4 | VADC0. EMUX10 | USIC0_CH 1.SCLKOU T | LEDTS0. COL4 | LEDTS1. COL3 | | USIC0_CH 0.SELO0 | USIC0_CH 1.SELO1 | | | | | USIC0_CH 0.DX5E | USIC0_CH 1.DX5E | | |
| P1.5 | VADC0. EMUX11 | USIC0_CH 0.DOUT0 | LEDTS0. COLA | BCCU0. OUT1 | | USIC0_CH 0.SELO1 | USIC0_CH 1.SELO2 | | | | | USIC0_CH 1.DX5F | | | |
| P1.6 | VADC0. EMUX12 | USIC0_CH 1.DOUT0 | LEDTS0. COL5 | USIC0_CH 0.SCLKOU T | BCCU0. OUT2 | USIC0_CH 0.SELO2 | USIC0_CH 1.SELO3 | | | USICO_CH 0.DX5F | | | | | |
| P2.0 | ERU0. PDOUT3 | CCU40. OUT0 | ERU0. GOUT3 | LEDTS1. COL5 | | USICO_CH 0.DOUT0 | USICO_CH 0.SCLKOU T | | VADC0. G0CH5 | | ERU0.0B0 | USICO_CH 0.DX0E | USICO_CH 0.DX1E | USIC0_CH 1.DX2F | |
| P2.1 | ERU0. PDOUT2 | CCU40. OUT1 | ERU0. GOUT2 | LEDTS1. COL6 | | USICO_CH 0.DOUT0 | USIC0_CH 1.SCLKOU T | ACMP2.INP | VADC0. G0CH6 | | ERU0.1B0 | USICO_CH 0.DX0F | USICO_CH 1.DX3A | USIC0_CH 1.DX4A | |
| P2.2 | | | | | | | | ACMP2.INN | VADC0. G0CH7 | | ERU0.0B1 | USIC0_CH 0.DX3A | USIC0_CH 0.DX4A | USIC0_CH 1.DX5A | ORC0.AIN |
| P2.3 | | | | | | | | | VADC0. G1CH5 | | ERU0.1B1 | USICO_CH 0.DX5B | USIC0_CH 1.DX3C | USIC0_CH 1.DX4C | ORC1.AIN |
| P2.4 | | | | | | | | | VADC0. G1CH6 | | ERU0.0A1 | USICO_CH 0.DX3B | USICO_CH 0.DX4B | USIC0_CH 1.DX5B | ORC2.AIN |
| P2.5 | | | | | | | | | VADC0. G1CH7 | | ERU0.1A1 | USICO_CH 0.DX5D | USIC0_CH 1.DX3E | USIC0_CH 1.DX4E | ORC3.AIN |
| P2.6 | | | | | | | | ACMP1.INN | VADC0. G0CH0 | | ERU0.2A1 | USICO_CH 0.DX3E | USICO_CH 0.DX4E | USICO_CH 1.DX5D | ORC4.AIN |
| P2.7 | | | | | | | | ACMP1.INP | VADC0. G1CH1 | | ERU0.3A1 | USIC0_CH 0.DX5C | USIC0_CH 1.DX3D | USIC0_CH 1.DX4D | ORC5.AIN |



3.1.2 Absolute Maximum Ratings

Stresses above the values listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

Table 11 Absolute Maximum Rating Parameters

| Parameter | Syml | Symbol | | Va | lues | Unit | Note / |
|--|----------------------|--------|------|------|-------------------------------|------|--------------------|
| | | | Min | Тур. | Max. | | Test Cond ition |
| Junction temperature | T_{J} | SR | -40 | - | 115 | °C | _ |
| Storage temperature | T_{ST} | SR | -40 | _ | 125 | °C | _ |
| Voltage on power supply pin with respect to $V_{\rm SSP}$ | $V_{ m DDP}$ R | S | -0.3 | _ | 6 | V | _ |
| Voltage on any pin with respect to $V_{\rm SSP}$ | V_{IN} | SR | -0.5 | _ | $V_{\rm DDP}$ + 0.5 or max. 6 | V | whichever is lower |
| Voltage on any analog input pin with respect to $V_{\rm SSP}$ | $V_{AIN} \ V_{AREF}$ | . SR | -0.5 | _ | $V_{\rm DDP}$ + 0.5 or max. 6 | V | _ |
| Input current on any pin during overload condition | I_{IN} | SR | -10 | _ | 10 | mA | _ |
| Absolute maximum sum of all input currents during overload condition | ΣI_{IN} | SR | -50 | _ | +50 | mA | _ |
| Analog comparator input voltage | V_{CM} | SR | -0.3 | - | $V_{\rm DDP}$ + 0.3 | V | |

3.1.3 Pin Reliability in Overload

When receiving signals from higher voltage devices, low-voltage devices experience overload currents and voltages that go beyond their own IO power supplies specification.

Table 12 defines overload conditions that will not cause any negative reliability impact if all the following conditions are met:

- full operation life-time is not exceeded
- Operating Conditions are met for
 - pad supply levels (V_{DDP})
 - temperature



3.2.2 Analog to Digital Converters (ADC)

Table 17 shows the Analog to Digital Converter (ADC) characteristics.

Note: These parameters are not subject to production test, but verified by design and/or characterization.

Table 17 ADC Characteristics (Operating Conditions apply)¹⁾

| Parameter | Symbol | ' | /alues | ; | Unit | Note / Test Condition |
|---|----------------------------|-------------------------|--------|-------------------------|------|---|
| | | Min. | Тур. | Max. | | |
| Supply voltage range (internal reference) | $V_{ m DD_int}{ m SR}$ | 2.0 | _ | 3.0 | V | $SHSCFG.AREF = 11_B$ CALCTR.CALGNSTC $= 0C_H$ |
| | | 3.0 | - | 5.5 | V | SHSCFG.AREF = 10 _B |
| Supply voltage range (external reference) | $V_{ m DD_ext} \ { m SR}$ | 3.0 | _ | 5.5 | V | SHSCFG.AREF = 00 _B |
| Analog input voltage range | $V_{AIN}SR$ | V _{SSP} - 0.05 | _ | V _{DDP} + 0.05 | V | |
| Auxiliary analog reference ground | $V_{ m REFGND} \ { m SR}$ | V _{SSP} - 0.05 | - | 1.0 | V | G0CH0 |
| | | V _{SSP} - 0.05 | _ | 0.2 | V | G1CH0 |
| Internal reference voltage (full scale value) | V _{REFINT} CC | | 5 | | V | |
| Switched capacitance of an analog input | $C_{AINS}CC$ | _ | 1.2 | 2 | pF | GNCTRxz.GAINy = 00 _B (unity gain) |
| | | _ | 1.2 | 2 | pF | GNCTRxz.GAINy=01 _B (gain g1) |
| | | _ | 4.5 | 6 | pF | $GNCTRxz.GAINy = 10_B$ (gain g2) |
| | | _ | 4.5 | 6 | pF | GNCTRxz.GAINy=11 _B (gain g3) |
| Total capacitance of an analog input | $C_{AINT}CC$ | _ | _ | 10 | pF | |
| Total capacitance of the reference input | C_{AREFT} | _ | _ | 10 | pF | |



3.2.4 Analog Comparator Characteristics

Table 19 below shows the Analog Comparator characteristics.

Note: These parameters are not subject to production test, but verified by design and/or characterization.

Table 19 Analog Comparator Characteristics (Operating Conditions apply)

| Parameter | Symbol | | Li | mit Val | ues | Unit | Notes/ |
|------------------------------------|------------------|----|-------|---------|-------------------------|------|---|
| | | | Min. | Тур. | Max. | | Test Conditions |
| Input Voltage | V_{CMP} | SR | -0.05 | - | V _{DDP} + 0.05 | V | |
| Input Offset | V_{CMPOFF} | CC | _ | +/-3 | _ | mV | High power mode $\Delta~V_{\rm CMP}$ < 200 mV |
| | | | _ | +/-20 | _ | mV | Low power mode $\Delta~V_{\rm CMP}$ < 200 mV |
| Propagation Delay ¹⁾ | t_{PDELAY} | CC | _ | 25 | _ | ns | High power mode, $\Delta~V_{\rm CMP}$ = 100 mV |
| | | | _ | 80 | _ | ns | High power mode, Δ $V_{\rm CMP}$ = 25 mV |
| | | | _ | 250 | _ | ns | Low power mode, Δ $V_{\rm CMP}$ = 100 mV |
| | | | _ | 700 | _ | ns | Low power mode, $\Delta V_{\rm CMP}$ = 25 mV |
| Current Consumption | I_{ACMP} | CC | _ | 100 | - | μΑ | First active ACMP in high power mode, $\Delta V_{\rm CMP}$ > 30 mV |
| | | | _ | 66 | - | μΑ | Each additional ACMP in high power mode, $\Delta V_{\rm CMP}$ > 30 mV |
| | | | _ | 10 | - | μА | First active ACMP in low power mode |
| | | | _ | 6 | - | μΑ | Each additional ACMP in low power mode |
| Input Hysteresis | V_{HYS} | СС | _ | +/-15 | _ | mV | |
| Filter Delay ¹⁾ | $t_{\sf FDELAY}$ | CC | - | 5 | _ | ns | |

¹⁾ Total Analog Comparator Delay is the sum of Propagation Delay and Filter Delay.



Figure 14 shows typical graphs for active mode supply current for $V_{DDP} = 5V$, $V_{DDP} = 3.3V$, $V_{DDP} = 1.8V$ across different clock frequencies.




Figure 14 Active mode, a) peripherals clocks enabled, b) peripherals clocks disabled: Supply current I_{DDPA} over supply voltage V_{DDP} for different clock frequencies



Figure 20 shows the typical curves for the accuracy of DCO1, with and without calibration based on temperature sensor, respectively.




Figure 20 Typical DCO1 accuracy over temperature

Table 26 provides the characteristics of the 32 kHz clock output from digital controlled oscillators, DCO2 in XMC1200.

Table 26 32 kHz DCO2 Characteristics (Operating Conditions apply)

| Parameter | Syml | Symbol | | Limit Values | | | Test Conditions | |
|-------------------|-----------------|--------|------|--------------|-----|-----|--|--|
| | | | | Typ. Max. | | | | |
| Nominal frequency | f_{NOM} | СС | _ | 32.75 | _ | kHz | under nominal conditions ¹⁾ after trimming | |
| Accuracy | Δf_{LT} | CC | -1.7 | _ | 3.4 | % | with respect to $f_{\rm NOM}$ (typ), over temperature (0 °C to 85 °C) | |
| | | | -3.9 | _ | 4.0 | % | with respect to $f_{\rm NOM}$ (typ), over temperature (-40 °C to 105 °C) | |

¹⁾ The deviation is relative to the factory trimmed frequency at nominal $V_{\rm DDC}$ and $T_{\rm A}$ = + 25 °C.



3.3.5 SPD Timing Requirements

The optimum SPD decision time between 0_B and 1_B is 0.75 μ s. With this value the system has maximum robustness against frequency deviations of the sampling clock on tool and on device side. However it is not always possible to exactly match this value with the given constraints for the sample clock. For instance for a oversampling rate of 4, the sample clock will be 8 MHz and in this case the closest possible effective decision time is 5.5 clock cycles (0.69 μ s).

Table 28 Optimum Number of Sample Clocks for SPD

| Sample Freq. | Sampling Factor | • | Sample Clocks 1 _B | Effective Decision Time ¹⁾ | Remark |
|-----------------|--------------------|--------|---------------------------------|---|--|
| 8 MHz | 4 | 1 to 5 | 6 to 12 | 0.69 µs | The other closest option (0.81 µs) for the effective decision time is less robust. |

¹⁾ Nominal sample frequency period multiplied with 0.5 + (max. number of 0_R sample clocks)

For a balanced distribution of the timing robustness of SPD between tool and device, the timing requirements for the tool are:

- Frequency deviation of the sample clock is +/- 5%
- Effective decision time is between 0.69 μs and 0.75 μs (calculated with nominal sample frequency)



3.3.6 Peripheral Timings

Note: These parameters are not subject to production test, but verified by design and/or characterization.

3.3.6.1 Synchronous Serial Interface (USIC SSC) Timing

The following parameters are applicable for a USIC channel operated in SSC mode.

Note: Operating Conditions apply.

Table 29 USIC SSC Master Mode Timing

| Parameter | Symbo | ol . | Values | S | Unit | Note / Test Condition |
|---|--------------------------|------|--------|------|------|--------------------------|
| | | Min. | Тур. | Max. | | |
| SCLKOUT master clock period | t _{CLK} CC | 62.5 | - | _ | ns | |
| Slave select output SELO active to first SCLKOUT transmit edge | <i>t</i> ₁ CC | 80 | - | - | ns | |
| Slave select output SELO inactive after last SCLKOUT receive edge | t ₂ CO | 0 | _ | _ | ns | |
| Data output DOUT[3:0] valid time | <i>t</i> ₃ CC | -10 | - | 10 | ns | |
| Receive data input DX0/DX[5:3] setup time to SCLKOUT receive edge | t ₄ SF | 80 | - | - | ns | |
| Data input DX0/DX[5:3] hold time from SCLKOUT receive edge | t ₅ SF | 0 | - | - | ns | |



Table 30 USIC SSC Slave Mode Timing

| Parameter | Symbol | | Values | | | Unit | Note / |
|---|-----------------|----|--------|------|------|------|----------------|
| | | | Min. | Тур. | Max. | | Test Condition |
| DX1 slave clock period | t_{CLK} | SR | 125 | _ | _ | ns | |
| Select input DX2 setup to first clock input DX1 transmit edge ¹⁾ | t ₁₀ | SR | 10 | _ | - | ns | |
| Select input DX2 hold after last clock input DX1 receive edge ¹⁾ | t ₁₁ | SR | 10 | _ | - | ns | |
| Receive data input DX0/DX[5:3] setup time to shift clock receive edge ¹⁾ | t ₁₂ | SR | 10 | _ | - | ns | |
| Data input DX0/DX[5:3] hold time from clock input DX1 receive edge ¹⁾ | t ₁₃ | SR | 10 | _ | - | ns | |
| Data output DOUT[3:0] valid time | t ₁₄ | СС | - | _ | 80 | ns | |

¹⁾ These input timings are valid for asynchronous input signal handling of slave select input, shift clock input, and receive data input (bits DXnCR.DSEN = 0).






Figure 22 USIC - SSC Master/Slave Mode Timing

Note: This timing diagram shows a standard configuration, for which the slave select signal is low-active, and the serial clock signal is not shifted and not inverted.






Figure 24 USIC IIS Master Transmitter Timing

Table 34 USIC IIS Slave Receiver Timing

| Parameter | Symbol | | Values | | Unit | Note / Test Condition |
|--------------|--------------------|-----------------------------|--------|------|------|--------------------------|
| | | Min. | Тур. | Max. | | |
| Clock period | t ₆ SR | $4/f_{MCLK}$ | - | - | ns | |
| Clock HIGH | t ₇ SR | 0.35 x t _{6min} | - | - | ns | |
| Clock Low | t ₈ SR | 0.35 x t _{6min} | - | - | ns | |
| Set-up time | t ₉ SR | 0.2 x t _{6min} | - | - | ns | |
| Hold time | t ₁₀ SR | 10 | - | - | ns | |




Figure 25 USIC IIS Slave Receiver Timing



Package and Reliability




Figure 30 PG-VQFN-40-13

All dimensions in mm.

Subject to Agreement on the Use of Product Information

www.infineon.com

Published by Infineon Technologies AG