

Welcome to [E-XFL.COM](#)

Understanding [Embedded - Microprocessors](#)

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of [Embedded - Microprocessors](#)

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details

Product Status	Obsolete
Core Processor	Z80
Number of Cores/Bus Width	1 Core, 8-Bit
Speed	6MHz
Co-Processors/DSP	-
RAM Controllers	-
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	-
SATA	-
USB	-
Voltage - I/O	5.0V
Operating Temperature	-40°C ~ 100°C (TA)
Security Features	-
Package / Case	-
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z84c0006pec1527

Table 1. Z80C CPU Registers

Register	Size (Bits)	Remarks
A, A'	8	Stores an operand or the results of an operation.
F, F'	8	See Instruction Set.
B, B'	8	Can be used separately or as a 16-bit register with C.
C, C'	8	Can be used separately or as a 16-bit register with C.
D, D'	8	Can be used separately or as a 16-bit register with E.
E, E'	8	Can be used separately or as a 16-bit register with E.
H, H'	8	Can be used separately or as a 16-bit register with L.
L, L'	8	Can be used separately or as a 16-bit register with L.
		Note: The (B,C), (D,E), and (H,L) sets are combined as follows: B — High byte C — Low byte D — High byte E — Low byte H — High byte L — Low byte
I	8	Stores upper eight bits of memory address for vectored interrupt processing.
R	8	Provides user-transparent dynamic memory refresh. Automatically incremented and placed on the address bus during each instruction fetch cycle.
IX	16	Used for indexed addressing.
IY	16	Used for indexed addressing
SP	16	Holds address of the top of the stack. See Push or Pop in instruction set.
PC	16	Holds address of next instruction.
IFF ₁ -IFF ₂	Flip-Flops	Set or reset to indicate interrupt status (see Figure 4).
IMFa-IMFb	Flip-Flops	Reflect Interrupt mode (see Figure 4).

failure has been detected. After recognition of the NMI signal (providing BUSREQ is not active), the CPU jumps to restart location 0066H. Normally, software starting at this address contains the interrupt service routine.

Maskable Interrupt (INT). Regardless of the interrupt mode set by the user, the CPU response to a maskable interrupt input follows a common timing cycle. After the interrupt has been detected by the CPU (provided that interrupts are enabled and BUSREQ is not active) a special interrupt processing cycle begins. This is a special fetch (M1) cycle in which IORQ becomes active rather than MREQ, as in a normal M1 cycle. In addition, this special M1 cycle is automatically extended by two WAIT states, to allow for the time required to acknowledge the interrupt request.

Mode 0 Interrupt Operation. This mode is similar to the 8080 microprocessor interrupt service procedures. The interrupting device places an instruction on the data bus. This is normally a Restart instruction, which will initiate a call

to the selected one of eight restart locations in page zero of memory. Unlike the 8080, the Z80 CPU responds to the Call instruction with only one interrupt acknowledge cycle followed by two memory read cycles.

Mode 1 Interrupt Operation. Mode 1 operation is very similar to that for the NMI. The principal difference is that the Mode 1 interrupt has only one restart location, 0038H.

Mode 2 Interrupt Operation. This interrupt mode has been designed to most effectively utilize the capabilities of the Z80 microprocessor and its associated peripheral family. The interrupting peripheral device selects the starting address of the interrupt service routine. It does this by placing an 8-bit vector on the data bus during the interrupt acknowledge cycle. The CPU forms a pointer using this byte as the lower 8 bits and the contents of the I register as the upper 8 bits. This points to an entry in a table of addresses for interrupt service routines. The CPU then jumps to the routine at that

address. This flexibility in selecting the interrupt service routine address allows the peripheral device to use several different types of service routines. These routines may be located at any available location in memory. Since the interrupting device supplies the low-order byte of the 2-byte vector, bit 0 (A_0) must be a zero.

Interrupt Enable/Disable Operation. Two flip-flops, IFF_1 and IFF_2 , referred to in the register description, are used to signal the CPU interrupt status. Operation of the two flip-flops is described in Table 2. For more details, refer to the *Z80 CPU Technical Manual* (03-0029-01) and *Z80 Assembly Language Programming Manual* (03-0002-01).

Table 2. State of Flip-Flops

Action	IFF_1	IFF_2	Comments
CPU Reset	0	0	Maskable interrupt \overline{INT} disabled
DI instruction execution	0	0	Maskable interrupt \overline{INT} disabled
EI instruction execution	1	1	Maskable interrupt \overline{INT} enabled
LD A,I instruction execution	•	•	$IFF_2 \rightarrow$ Parity flag
LD A,R instruction execution	•	•	$IFF_2 \rightarrow$ Parity flag
Accept NMI	0	•	Maskable interrupt \overline{INT} disabled
RETN instruction execution	IFF_2	•	$IFF_2 \rightarrow IFF_1$ at completion of an NMI service routine.

INSTRUCTION SET

The microprocessor has one of the most powerful and versatile instruction sets available in any 8-bit microprocessor. It includes such unique operations as a block move for fast, efficient data transfers within memory, or between memory and I/O. It also allows operations on any bit in any location in memory.

The following is a summary of the instruction set which shows the assembly language mnemonic, the operation, the flag status, and gives comments on each instruction. For an explanation of flag notations and symbols for mnemonic tables, see the Symbolic Notations section which follows these tables. The *Z80 CPU Technical Manual* (03-0029-01), the *Programmer's Reference Guide* (03-0012-03), and *Assembly Language Programming Manual* (03-0002-01) contain significantly more details for programming use.

The instructions are divided into the following categories:

- 8-bit loads
- 16-bit loads
- Exchanges, block transfers, and searches
- 8-bit arithmetic and logic operations
- General-purpose arithmetic and CPU control
- 16-bit arithmetic operations
- Rotates and shifts

- Bit set, reset, and test operations
- Jumps
- Calls, returns, and restarts
- Input and output operations

A variety of addressing modes are implemented to permit efficient and fast data transfer between various registers, memory locations, and input/output devices. These addressing modes include:

- Immediate
- Immediate extended
- Modified page zero
- Relative
- Extended
- Indexed
- Register
- Register indirect
- Implied
- Bit

8-BIT LOAD GROUP

Mnemonic	Symbolic Operation	Flags						Opcode			No. of Bytes	No. of M Cycles	No. of T States	Comments		
		S	Z	H	P/V	N	C	76	543	210						
LD r, r'	r ← r'	•	•	X	•	X	•	•	•	01	r	r'	1	1	4	r, r' Reg.
LD r, n	r ← n	•	•	X	•	X	•	•	•	00	r	110 ← n →	2	2	7	000 B
LD r, (HL)	r ← (HL)	•	•	X	•	X	•	•	•	01	r	110	1	2	7	010 D
LD r, (IX+d)	r ← (IX+d)	•	•	X	•	X	•	•	•	11	011	101 DD 01 r 110 ← d →	3	5	19	011 E
LD r, (IY+d)	r ← (IY+d)	•	•	X	•	X	•	•	•	11	111	101 FD 01 r 110 ← d →	3	5	19	100 H
LD (HL), r	(HL) ← r	•	•	X	•	X	•	•	•	01	110	r	1	2	7	101 L
LD (IX+d), r	(IX+d) ← r	•	•	X	•	X	•	•	•	11	011	101 DD 01 110 r ← d →	3	5	19	111 A
LD (IY+d), r	(IY+d) ← r	•	•	X	•	X	•	•	•	11	111	101 FD 01 110 r ← d →	3	5	19	
LD (HL), n	(HL) ← n	•	•	X	•	X	•	•	•	00	110	110 36 ← n →	2	3	10	
LD (IX+d), n	(IX+d) ← n	•	•	X	•	X	•	•	•	11	011	101 DD 00 110 110 36 ← d → ← n →	4	5	19	

8-BIT LOAD GROUP (Continued)

Mnemonic	Symbolic Operation	S	Z	Flags			Opcode			Hex	No. of Bytes	No. of M Cycles	No. of T States	Comments	
				H	P/V	N	C	76	543						
LD (IY+d), n	(IY+d) ← n	•	•	X	•	X	•	•	•	11 00 001	111 110	101 36	4	5	19
										← d →					
										← n →					
LD A, (BC)	A ← (BC)	•	•	X	•	X	•	•	•	00 00 001	010 010	0A 0A	1	2	7
LD A, (DE)	A ← (DE)	•	•	X	•	X	•	•	•	00 00 011	010 010	1A 1A	1	2	7
LD A, (nn)	A ← (nn)	•	•	X	•	X	•	•	•	00 00 111	010 010	3A 3A	3	4	13
										← n →					
										← n →					
LD (BC), A	(BC) ← A	•	•	X	•	X	•	•	•	00 00 000	010 010	02 02	1	2	7
LD (DE), A	(DE) ← A	•	•	X	•	X	•	•	•	00 00 010	010 010	12 12	1	2	7
LD (nn), A	(nn) ← A	•	•	X	•	X	•	•	•	00 00 110	010 010	32 32	3	4	13
										← n →					
										← n →					
LDA, I	A ← I	†	†	X	0	X	IFF	0	•	11 01 010	101 101	ED ED	2	2	9
										01 010	111 111	57 57			
LDA, R	A ← R	†	†	X	0	X	IFF	0	•	11 01 011	101 101	ED ED	2	2	9
										01 011	111 111	5F 5F			
LDI, A	I ← A	•	•	X	•	X	•	•	•	11 01 000	101 101	ED ED	2	2	9
										01 000	111 111	47 47			
LDR, A	R ← A	•	•	X	•	X	•	•	•	11 01 001	101 101	ED ED	2	2	9
										01 001	111 111	4F 4F			

NOTE: IFF, the content of the interrupt enable flip-flop, (IFF_2), is copied into the P/V flag.

16-BIT LOAD GROUP

Mnemonic	Symbolic Operation	S	Z	Flags			Opcode			Hex	No. of Bytes	No. of M Cycles	No. of T States	Comments	
				H	P/V	N	C	76	543						
LD dd, nn	dd ← nn	•	•	X	•	X	•	•	•	00 00 000	dd0 001	001 001	3	3	10
										← n →				dd Pair	
										← n →				00 BC	
LD IX, nn	IX ← nn	•	•	X	•	X	•	•	•	11 00 011	011 101	DD DD	4	4	14
										00 100	001 21				01 DE
										← n →					
										← n →					
LD IY, nn	IY ← nn	•	•	X	•	X	•	•	•	11 00 111	111 101	FD FD	4	4	14
										00 100	001 21				
										← n →					
LD HL, (nn)	H ← (nn+1)	•	•	X	•	X	•	•	•	00 00 101	010 010	2A 2A	3	5	16
	L ← (nn)									← n →					
										← n →					
LD dd, (nn)	dd _H ← (nn+1)	•	•	X	•	X	•	•	•	11 01 101	101 101	ED ED	4	6	20
	dd _L ← (nn)									01 dd1	011 011				
										← n →					
										← n →					

NOTE: (PAIR)_H, (PAIR)_L refer to high order and low order eight bits of the register pair respectively. e.g., BC_L = C, AF_H = A.

EXCHANGE, BLOCK TRANSFER, BLOCK SEARCH GROUPS

Mnemonic	Symbolic Operation	S	Z	H	P/V	N	C	76	543	210	Opcode	No. of Bytes	No. of M Cycles	No. of T States	Comments
EX DE, HL	DE \leftrightarrow HL	•	•	X	•	X	•	•	•	11	101 011	EB	1	1	4
EX AF, AF'	AF \leftrightarrow AF'	•	•	X	•	X	•	•	•	00	001 000	08	1	1	4
EXX	BC \leftrightarrow BC' DE \leftrightarrow DE' HL \leftrightarrow HL'	•	•	X	•	X	•	•	•	11	011 001	D9	1	1	4 Register bank and auxiliary register bank exchange
EX (SP), HL	H \leftrightarrow (SP+1) L \leftrightarrow (SP)	•	•	X	•	X	•	•	•	11	100 011	E3	1	5	19
EX (SP), IX	IX _H \leftrightarrow (SP+1) IX _L \leftrightarrow (SP)	•	•	X	•	X	•	•	•	11	011 101	DD	2	6	23
EX (SP), IY	IY _H \leftrightarrow (SP+1) IY _L \leftrightarrow (SP)	•	•	X	•	X	•	•	•	11	111 101	FD	2	6	23
LDI	(DE) \leftarrow (HL) DE \leftarrow DE + 1 HL \leftarrow HL + 1 BC \leftarrow BC - 1	•	•	X	0	X	\ddagger	0	•	11	101 101	ED	2	4	16 Load (HL) into (DE), increment the pointers and decrement the byte counter (BC)
LDIR	(DE) \leftarrow (HL) DE \leftarrow DE + 1 HL \leftarrow HL + 1 BC \leftarrow BC - 1 Repeat until BC = 0	•	•	X	0	X	\ddagger	0	•	11	101 101	ED	2	5	21 If BC \neq 0
LDI	(DE) \leftarrow (HL) DE \leftarrow DE - 1 HL \leftarrow HL - 1 BC \leftarrow BC - 1	•	•	X	0	X	\ddagger	0	•	11	101 101	ED	2	4	16 If BC = 0
LDD	(DE) \leftarrow (HL) DE \leftarrow DE - 1 HL \leftarrow HL - 1 BC \leftarrow BC - 1	•	•	X	0	X	\ddagger	0	•	11	101 101	ED	2	4	16
LDDR	(DE) \leftarrow (HL) DE \leftarrow DE - 1 HL \leftarrow HL - 1 BC \leftarrow BC - 1 Repeat until BC = 0	•	•	X	0	X	\ddagger	0	•	11	101 101	ED	2	5	21 If BC \neq 0
CPI	A \leftarrow (HL) HL \leftarrow HL + 1 BC \leftarrow BC - 1	\ddagger	\ddagger	X	\ddagger	X	\ddagger	1	•	11	101 101	ED	2	4	16 ③ Z flag is 1 if A = HL, otherwise Z = 0.
NOTE:	① P/V flag is 0 if the result of BC - 1 = 0, otherwise P/V = 1. ② P/V flag is 0 only at completion of instruction. ③ Z flag is 1 if A = HL, otherwise Z = 0.														

16-BIT ARITHMETIC GROUP

Mnemonic	Symbolic Operation	S	Z	H	P/V	N	C	76	543	210	Hex	No. of Bytes	No. of M Cycles	No. of T States	Comments	
ADD HL, ss	HL ← HL + ss	•	•	X	X	X	•	0	†	00	ss1	001	1	3	11	ss Reg. 00 BC 01 DE 10 HL 11 SP
ADC HL, ss	HL ← HL + ss + CY	†	†	X	X	X	V	0	†	11	101	101	ED	2	4	15
								01	ss1	010					11 SP	
SBC HL, ss	HL ← HL - ss - CY	†	†	X	X	X	V	1	†	11	101	101	ED	2	4	15
								01	ss0	010						
ADD IX, pp	IX ← IX + pp	•	•	X	X	X	•	0	†	11	011	101	DD	2	4	15
								01	pp1	001					pp Reg. 00 BC 01 DE 10 IX 11 SP	
ADD IY, rr	IY ← IY + rr	•	•	X	X	X	•	0	†	11	111	101	FD	2	4	15
								00	rr1	001					rr Reg. 00 BC	
INC ss	ss ← ss + 1	•	•	X	•	X	•	•	•	00	ss0	011		1	1	6
INC IX	IX ← IX + 1	•	•	X	•	X	•	•	•	11	011	101	DD	2	2	10
								00	100	011	23				11 SP	
INC IY	IY ← IY + 1	•	•	X	•	X	•	•	•	11	111	101	FD	2	2	10
								00	100	011	23					
DEC ss	ss ← ss - 1	•	•	X	•	X	•	•	•	00	ss1	011		1	1	6
DEC IX	IX ← IX - 1	•	•	X	•	X	•	•	•	11	011	101	DD	2	2	10
								00	101	011	2B					
DEC IY	IY ← IY - 1	•	•	X	•	X	•	•	•	11	111	101	FD	2	2	10
								00	101	011	2B					

ROTATE AND SHIFT GROUP

Mnemonic	Symbolic Operation	S	Z	H	P/V	N	C	76	543	210	Hex	No. of Bytes	No. of M Cycles	No. of T States	Comments		
RLCA		•	•	X	0	X	•	0	†	00	000	111	07	1	1	4	Rotate left circular accumulator.
RLA		•	•	X	0	X	•	0	†	00	010	111	17	1	1	4	Rotate left accumulator.
RRCA		•	•	X	0	X	•	0	†	00	001	111	0F	1	1	4	Rotate right circular accumulator.
RRA		•	•	X	0	X	•	0	†	00	011	111	1F	1	1	4	Rotate right accumulator.

ROTATE AND SHIFT GROUP (Continued)

Symbolic Mnemonic Operation	S	Z	H	P/V	N	C	76	543	210	Opcode Hex	No. of Bytes	No. of M Cycles	No. of T States	Comments
RLCr				X	0	X	P	0	*	11 001 011 CB 00 [000] r	2	2	8	Rotate left circular register r.
RLC (HL)				X	0	X	P	0	*	11 001 011 CB 00 000 110	2	4	15	r Reg. 000 B 001 C
RLC (IX+d)				X	0	X	P	0	*	11 011 101 DD 11 001 011 CB 00 [000] 110	4	6	23	010 D 011 E 001 H 101 L 111 A
RLC (IY+d)				X	0	X	P	0	*	11 111 101 FD 11 001 011 CB 00 [000] 110	4	6	23	
RL m				X	0	X	P	0	*	[010]				Instruction format and states are as shown for RLCs. To form new opcode replace [000] or RLCs with shown code.
RRC m				X	0	X	P	0	*	[001]				
RR m				X	0	X	P	0	*	[011]				
SLA m				X	0	X	P	0	*	[100]				
SRA m				X	0	X	P	0	*	[101]				
SRL m				X	0	X	P	0	*	[111]				
RLD				X	0	X	P	0	*	11 101 101 ED 01 101 111 6F	2	5	18	Rotate digit left and right between the accumulator and location (HL).
RRD				X	0	X	P	0	*	11 101 101 ED 01 100 111 67	2	5	18	The content of the upper half of the accumulator is unaffected.

CALL AND RETURN GROUP

Mnemonic	Symbolic Operation	S	Z	H	Flags	P/VN	C	76	543	210	Opcode	No. of Bytes	No. of M Cycles	No. of T States	Comments	
CALL nn	(SP-1)←PC _H (SP-2)←PC _L PC ← nn,	•	•	X	•	X	•	•	11	001	101	CD	3	5	17	
CALL cc,nn	If condition cc is false continue, otherwise same as CALL nn	•	•	X	•	X	•	•	11	cc	100		3	3	10	If cc is false.
												↔ n →				
												↔ n →				
RET	PC _L ←(SP) PC _H ←(SP+1)	•	•	X	•	X	•	•	11	001	001	C9	1	3	10	
RET cc	If condition cc is false continue, otherwise same as RET	•	•	X	•	X	•	•	11	cc	000		1	1	5	If cc is false.
												↔ n →	/1	3	11	If cc is true.
RETI	Return from interrupt	•	•	X	•	X	•	•	11	101	101	ED	2	4	14	cc Condition
RETN ¹	Return from non-maskable interrupt	•	•	X	•	X	•	•	11	101	101	ED	2	4	14	000 NZ (non-zero) 001 Z (zero) 010 NC (non-carry)
RST p	(SP-1)←PC _H (SP-2)←PC _L PC _H ←0 PC _L ←p	•	•	X	•	X	•	•	11	t	111		1	3	11	t p
												000 00H				
												001 08H				
												010 10H				
												011 18H				
												100 20H				
												101 28H				
												110 30H				
												111 38H				

NOTE: ¹RETN loads IFF₂ → IFF₁

INPUT AND OUTPUT GROUP

	Symbolic Mnemonic Operation	S	Z	H	Flags P/V/N C	Opcode 76	543	210	Hex	No. of Bytes	No. of M Cycles	No. of T States	Comments
IN A, (n)	A \leftarrow (n)	•	•	X	• X • • •	11	011	01	DB	2	3	11	n to A ₀ ~ A ₇ Acc. to A ₈ ~ A ₁₅
IN r, (C)	r \leftarrow (C) if r = 110 only the flags will be affected	‡	‡	X	‡ X P 0 •	11	101	101	ED	2	3	12	C to A ₀ ~ A ₇ B to A ₈ ~ A ₁₅
INI	(HL) \leftarrow (C) B \leftarrow B - 1 HL \leftarrow HL + 1	X	‡	X X X X 1 X	11	101	101	ED	2	4	16	C to A ₀ ~ A ₇ B to A ₈ ~ A ₁₅	
INIR	(HL) \leftarrow (C) B \leftarrow B - 1 HL \leftarrow HL + 1 Repeat until B = 0	X	1	X X X X 1 X	11	101	101	ED	2	5	21	C to A ₀ ~ A ₇ B to A ₈ ~ A ₁₅	
IND	(HL) \leftarrow (C) B \leftarrow B - 1 HL \leftarrow HL - 1	X	‡	X X X X 1 X	11	101	101	ED	2	4	16	C to A ₀ ~ A ₇ B to A ₈ ~ A ₁₅	
INDR	(HL) \leftarrow (C) B \leftarrow B - 1 HL \leftarrow HL - 1 Repeat until B = 0	X	1	X X X X 1 X	11	101	101	ED	2	5	21	C to A ₀ ~ A ₇ B to A ₈ ~ A ₁₅	
OUT (n), A (n) \leftarrow A	• • X • X • • •	11	010	011	D3	2	3	11	n to A ₀ ~ A ₇ Acc. to A ₈ ~ A ₁₅				
OUT (C), r (C) \leftarrow r	• • X • X • • •	11	101	101	ED	2	3	12	C to A ₀ ~ A ₇ B to A ₈ ~ A ₁₅				
OUTI	(C) \leftarrow (HL) B \leftarrow B - 1 HL \leftarrow HL + 1	X	‡	X X X X 1 X	11	101	101	ED	2	4	16	C to A ₀ ~ A ₇ B to A ₈ ~ A ₁₅	
OTIR	(C) \leftarrow (HL) B \leftarrow B - 1 HL \leftarrow HL + 1 Repeat until B = 0	X	1	X X X X 1 X	11	101	101	ED	2	5	21	C to A ₀ ~ A ₇ B to A ₈ ~ A ₁₅	
OUTD	(C) \leftarrow (HL) B \leftarrow B - 1 HL \leftarrow HL - 1	X	‡	X X X X 1 X	11	101	101	ED	2	4	16	C to A ₀ ~ A ₇ B to A ₈ ~ A ₁₅	
OTDR	(C) \leftarrow (HL) B \leftarrow B - 1 HL \leftarrow HL - 1 Repeat until B = 0	X	1	X X X X 1 X	11	101	101	ED	2	5	21	C to A ₀ ~ A ₇ B to A ₈ ~ A ₁₅	

NOTES: ① If the result of B - 1 is zero, the Z flag is set; otherwise it is reset.

② Z flag is set upon instruction completion only.

SUMMARY OF FLAG OPERATION

Instructions	D ₇ S	Z	H	P/V	N	D ₀ C	Comments		
ADD A, s; ADC A, s	†	†	X	†	X	V	0	†	8-bit add or add with carry.
SUB s; SBC A, s; CP s; NEG	†	†	X	†	X	V	1	†	8-bit subtract, subtract with carry, compare and negate accumulator.
AND s	†	†	X	1	X	P	0	0	Logical operation.
OR s, XOR s	†	†	X	0	X	P	0	0	Logical operation.
INC s	†	†	X	†	X	V	0	•	8-bit increment.
DEC s	†	†	X	†	X	V	1	•	8-bit decrement.
ADD DD, ss	•	•	X	X	X	•	0	†	16-bit add.
ADC HL, ss	†	†	X	X	X	V	0	†	16-bit add with carry.
SBC HL, ss	†	†	X	X	X	V	1	†	16-bit subtract with carry.
RLA; RLCA; RRA; RRCA	•	•	X	0	X	•	0	†	Rotate accumulator.
RL m; RLC m; RR m;	†	†	X	0	X	P	0	†	Rotate and shift locations.
RRC m; SLA m;									
SRA m; SRL m									
RLD; RRD	†	†	X	0	X	P	0	•	Rotate digit left and right.
DAA	†	†	X	†	X	P	•	†	Decimal adjust accumulator.
CPL	•	•	X	1	X	•	1	•	Complement accumulator.
SCF	•	•	X	0	X	•	0	1	Set carry.
CCF	•	•	X	X	X	•	0	†	Complement carry.
IN r(C)	†	†	X	0	X	P	0	•	Input register indirect.
INI; IND; OUTI; OUTD	X	†	X	X	X	X	1	•	Block input and output. Z = 1 if B ≠ 0, otherwise Z = 0.
INIR; INDR; OTIR; OTDR	X	1	X	X	X	X	1	•	Block input and output. Z = 1 if B ≠ 0, otherwise Z = 0.
LDI; LDD	X	X	X	0	X	†	0	•	Block transfer instructions. P/V = 1 if BC ≠ 0, otherwise P/V = 0.
LDIR; LDDR	X	X	X	0	X	0	0	•	Block transfer instructions. P/V = 1 if BC ≠ 0, otherwise P/V = 0.
CPI; CPIR; CPD; CPDR	X	†	X	X	X	†	1	•	Block search instructions. Z = 1 if A = (HL), otherwise Z = 0. P/V = 1 if BC ≠ 0, otherwise P/V = 0.
LDA; I, LD A, R	†	†	X	0	X	IFF	0	•	IFF, the content of the interrupt enable flip-flop, (IFF ₂), is copied into the P/V flag.
BIT b, s	X	†	X	1	X	X	0	•	The state of bit b of location s is copied into the Z flag.

SYMBOLIC NOTATION

Symbol	Operation	Symbol	Operation
S	Sign flag. S = 1 if the MSB of the result is 1.	†	The flag is affected according to the result of the operation.
Z	Zero flag. Z = 1 if the result of the operation is 0.	•	The flag is unchanged by the operation.
P/V	Parity or overflow flag. Parity (P) and overflow (V) share the same flag. Logical operations affect this flag with the parity of the result while arithmetic operations affect this flag with the overflow of the result. If P/V holds parity: P/V = 1 if the result of the operation is even; P/V = 0 if result is odd. If P/V holds overflow, P/V = 1 if the result of the operation produced an overflow. If P/V does not hold overflow, P/V = 0.	0	The flag is reset by the operation.
H*	Half-carry flag. H = 1 if the add or subtract operation produced a carry into, or borrow from, bit 4 of the accumulator.	1	The flag is set by the operation.
N*	Add/Subtract flag. N = 1 if the previous operation was a subtract.	X	The flag is indeterminate.
C	Carry/Link flag. C = 1 if the operation produced a carry from the MSB of the operand or result.	V	P/V flag affected according to the overflow result of the operation.
r	Any one of the CPU registers A, B, C, D, E, H, L.	P	P/V flag affected according to the parity result of the operation.
s	Any 8-bit location for all the addressing modes allowed for the particular instruction.	r	Any 8-bit value in range <0, 255>.
ss	Any 16-bit location for all the addressing modes allowed for that instruction.	s	Any one of the two index registers IX or IY.
ii	Any one of the two index registers IX or IY.	R	Refresh counter.
n	8-bit value in range <0, 255>.	n	16-bit value in range <0, 65535>.

*H and N flags are used in conjunction with the decimal adjust instruction (DAA) to properly correct the result into packed BCD format following addition or subtraction using operands with packed BCD format.

CPU TIMING

The Z80 CPU executes instructions by proceeding through a specific sequence of operations:

- Memory read or write
- I/O device read or write
- Interrupt acknowledge

The basic clock period is referred to as a T time or cycle, and three or more T cycles make up a machine cycle (M1, M2 or M3 for instance). Machine cycles can be extended either by the CPU automatically inserting one or more Wait states or by the insertion of one or more Wait states by the user.

Instruction Opcode Fetch. The CPU places the contents of the Program Counter (PC) on the address bus at the start of the cycle (Figure 5). Approximately one-half clock cycle later, MREQ goes active. When active, RD indicates that the memory data can be enabled onto the CPU data bus.

The CPU samples the WAIT input with the falling edge of clock state T₂. During clock states T₃ and T₄ of an M1 cycle, dynamic RAM refresh can occur while the CPU starts decoding and executing the instruction. When the Refresh Control signal becomes active, refreshing of dynamic memory can take place.





Figure 5. Instruction Opcode Fetch

Input or Output Cycles. Figure 7 shows the timing for an I/O read or I/O write operation. During I/O operations, the CPU automatically inserts a single Wait state (T_{WA}). This

extra Wait state allows sufficient time for an I/O port to decode the address from the port address lines.




T_{WA} = One wait cycle automatically inserted by CPU.

Figure 7. Input or Output Cycles

Non-Maskable Interrupt Request Cycle. NMI is sampled at the same time as the maskable interrupt input INT but has higher priority and cannot be disabled under software control. The subsequent timing is similar to that of a normal

memory read operation except that data put on the bus by the memory is ignored. The CPU instead executes a restart (RST) operation and jumps to the NMI service routine located at address 0066H (Figure 9).



*Although NMI is an asynchronous input, to guarantee its being recognized on the following machine cycle, NMI's falling edge must occur no later than the rising edge of the clock cycle preceding the last state of any instruction cycle (T_{L1}).

Figure 9. Non-Maskable Interrupt Request Operation

Power-Down mode of operation (Only applies to CMOS Z80 CPU).

CMOS Z80 CPU supports Power-Down mode of operation.

This mode is also referred to as the "standby mode", and supply current for the CPU goes down as low as 10 μ A (Where specified as I_{CC2}).

Power-Down Acknowledge Cycle. When the clock input to the CPU is stopped at either a High or Low level, the CPU stops its operation and maintains all registers and control signals. However, I_{CC2} (standby supply current) is guaranteed only when the system clock is stopped at a Low

level during T_4 of the machine cycle following the execution of the HALT instruction. The timing diagram for the power-down function, when implemented with the HALT instruction, is shown in Figure 13.




Figure 13. Power-Down Acknowledge

ABSOLUTE MAXIMUM RATINGS

Voltage on V_{CC} with respect to V_{SS} -0.3V to +7V
Voltages on all inputs with respect
 to V_{SS} -0.3V to V_{CC} + 0.3V
Operating Ambient
 Temperature See Ordering Information
Storage Temperature -65°C to +150°C

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

STANDARD TEST CONDITIONS

The DC Characteristics and capacitance sections below apply for the following standard test conditions, unless otherwise noted. All voltages are referenced to GND (0V). Positive current flows into the referenced pin.

Available operating temperature ranges are:

■ **S = 0°C to +70°C**


Voltage Supply Range:

NMOS: +4.75V ≤ V_{CC} ≤ +5.25V
CMOS: +4.50V ≤ V_{CC} ≤ +5.50V

■ **E = -40°C to 100°C, +4.50V ≤ V_{CC} ≤ +5.50V**

All ac parameters assume a load capacitance of 100 pf. Add 10 ns delay for each 50 pf increase in load up to a maximum of 200 pf for the data bus and 100 pf for address and control lines. AC timing measurements are referenced to 1.5 volts (except for clock, which is referenced to the 10% and 90% points).

The Ordering Information section lists temperature ranges and product numbers. Package drawings are in the Package Information section. Refer to the Literature List for additional documentation.



DC CHARACTERISTICS (Z84C00/CMOS Z80 CPU)

Symbol	Parameter	Min	Max	Unit	Condition
V_{ILC}	Clock Input Low Voltage	-0.3	0.45	V	
V_{IHC}	Clock Input High Voltage	$V_{CC} - .6$	$V_{CC} + .3$	V	
V_{IL}	Input Low Voltage	-0.3	0.8	V	
V_{IH}	Input High Voltage	2.2	V_{CC}	V	
V_{OL}	Output Low Voltage		0.4	V	$I_{OL} = 2.0 \text{ mA}$
V_{OH_1}	Output High Voltage	2.4		V	$I_{OH} = -1.6 \text{ mA}$
V_{OH_2}	Output High Voltage	$V_{CC} - 0.8$		V	$I_{OH} = -250 \mu\text{A}$
I_{CC_1}	Power Supply Current 4 MHz	20		mA	$V_{CC} = 5\text{V}$
	6 MHz	30		mA	$V_{IH} = V_{CC} - 0.2\text{V}$
	8 MHz	40		mA	$V_{IL} = 0.2\text{V}$
	10 MHz	50		mA	
	20 MHz	100		mA	$V_{CC} = 5\text{V}$
I_{CC_2}	Standby Supply Current	10		μA	$V_{CC} = 5\text{V}$
					$CLK = (0)$
					$V_{IH} = V_{CC} - 0.2\text{V}$
					$V_{IL} = 0.2\text{V}$
I_{LI}	Input Leakage Current	-10	10	μA	$V_{IN} = 0.4 \text{ to } V_{CC}$
I_{LO}	3-State Output Leakage Current in Float	-10	10^2	μA	$V_{OUT} = 0.4 \text{ to } V_{CC}$

1. Measurements made with outputs floating.

2. $A_{15}\text{-}A_0$, $D_7\text{-}D_0$, \overline{MREQ} , \overline{IORQ} , \overline{RD} , and \overline{WR} .

3. I_{CC_2} standby supply current is guaranteed only when the supplied clock is stopped at a low level during T_4 of the machine cycle immediately following the execution of a HALT instruction.

CAPACITANCE

Symbol	Parameter	Min	Max	Unit
C_{CLOCK}	Clock Capacitance		10	pf
C_{IN}	Input Capacitance		5	pf
C_{OUT}	Output Capacitance		15	pf

$T_A = 25^\circ\text{C}$, $f = 1 \text{ MHz}$.

Unmeasured pins returned to ground.

AC CHARACTERISTICS[†] (Z84C00/CMOS Z80 CPU)

$V_{cc} = 5.0V \pm 10\%$, unless otherwise specified


No	Symbol	Parameter	Z84C0004		Z84C0006		Z84C0008		Z84C0010		Z84C0020[1]		Unit	Note	
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max			
1	T _{cC}	Clock Cycle time	250*	DC	162*	DC	125*	DC	100*	DC	50*	DC	nS		
2	T _{wCh}	Clock Pulse width (high)	110	DC	65	DC	55	DC	40	DC	20	DC	nS		
3	T _{wCl}	Clock Pulse width (low)	110	DC	65	DC	55	DC	40	DC	20	DC	nS		
4	T _{fC}	Clock Fall time	30		20		10		10		10		nS		
5	T _{rC}	Clock Rise time	30		20		10		10		10		nS		
6	T _{dCr(A)}	Address valid from Clock Rise	110		90		80		65		57		nS	[2]	
7	T _{dA(MREQf)}	Address valid to /MREQ Fall	65*		35*		20*		5*		-15*		nS		
8	T _{dCf(MREQf)}	Clock Fall to /MREQ Fall delay	85		70		60		55		40		nS		
9	T _{dCr(MREQr)}	Clock Rise to /MREQ Rise delay	85		70		60		55		40		nS		
10	T _{wMREQh}	/MREQ pulse width (High)	110*		65*		45**		30*		10*		nS	[3]	
11	T _{wMREQl}	/MREQ pulse width (low)	220*		132*		100*		75*		25*		nS	[3]	
12	T _{dCf(MERQr)}	Clock Fall to /MREQ Rise delay	85		70		60		55		40		nS		
13	T _{dCf(RDf)}	Clock Fall to /RD Fall delay	95		80		70		65		40		nS		
14	T _{dCr(RDr)}	Clock Rise to /RD Rise delay	85		70		60		55		40		nS		
15	T _{sD(Cr)}	Data setup time to Clock Rise	35		30		30		25		12		nS		
16	T _{hD(RDr)}	Data hold time after /RD Rise	0		0		0		0		0		nS		
17	T _{sWAIT(Cf)}	/WAIT setup time to Clock Fall	70		60		50		20		7.5		nS		
18	T _{hWAIT(Cf)}	/WAIT hold time after Clock Fall	10		10		10		10		10		nS		
19	T _{dCr(M1f)}	Clock Rise to /M1 Fall delay	100		80		70		65		45		nS		
20	T _{dCr(M1r)}	Clock Rise to /M1 Rise delay	100		80		70		65		45		nS		
21	T _{dCr(RFSHf)}	Clock Rise to /RFSH Fall delay	130		110		95		80		60		nS		
22	T _{dCr(RFSHr)}	Clock Rise to /RFSH Rise delay	120		100		85		80		60		nS		
23	T _{dCf(RDf)}	Clock Fall to /RD Rise delay	85		70		60		55		40		nS		
24	T _{dCr(RDf)}	Clock Rise to /RD Fall delay	85		70		60		55		40		nS		
25	T _{sD(Cf)}	Data setup to Clock Fall during M2, M3, M4 or M5 cycles	50		40		30		25		12		nS		
26	T _{dA(IORQf)}	Address stable prior to /IORQ Fall	180*		107*		75*		50*		0*		nS		
27	T _{dCr(IORQf)}	Clock Rise to /IORQ Fall delay	75		65		55		50		40		nS		
28	T _{dCf(IORQr)}	Clock Fall to /IORQ Rise delay	85		70		60		55		40		nS		
29	T _{dD(WRf)Mw}	Data stable prior to /WR Fall	80*		22*		5*		40*		-10*		nS		
30	T _{dCf(WRf)}	Clock Fall to /WR Fall delay	80		70		60		55		40		nS		
31	T _{wWR}	/WR pulse width	220*		132*		100*		75*		25*		nS		
32	T _{dCf(WRr)}	Clock Fall to /WR Rise delay	80		70		60		55		40		nS		
33	T _{dD(WRf)IO}	Data stable prior to /WR Fall	-10*		-55*		-55*		-10*		-30*		nS		
34	T _{dCr(WRf)}	Clock Rise to /WR Fall delay	65		60		60		50		40		nS		
35	T _{dWRr(D)}	Data stable from /WR Rise	60*		30*		15*		10*		0*		nS		
36	T _{dCf(HALT)}	Clock Fall to /HALT 'L' or 'H'		300		260		225		90		70		nS	
37	T _{wNMI}	/NMI pulse width	80		60		60		60		60		nS		
38	T _{sBUSREQ(Cr)}	/BUSREQ setup time to Clock Rise	50		50		40		30		15		nS		

*For clock periods other than the minimums shown, calculate parameters using the table on the following page.
Calculated values above assumed TrC = TIC = 20 ns.

†Units in nanoseconds (ns).

†† For loading ≥ 50 pF. Decrease width by 10 ns for each additional 50 pF.

** 4 MHz CMOS Z80 is obsolete and replaced by 6 MHz



**Figure 1. Address Delay Characteristics
(Parameter 6)**

DC CHARACTERISTICS (Z8400/NMOS Z80 CPU)

All parameters are tested unless otherwise noted.

Symbol	Parameter	Min	Max	Unit	Test Condition
V_{ILC}	Clock Input Low Voltage	-0.3	0.45	V	
V_{IHC}	Clock Input High Voltage	$V_{CC} - .6$	$V_{CC} + .3$	V	
V_{IL}	Input Low Voltage	-0.3	0.8	V	
V_{IH}	Input High Voltage	2.0 ¹	V_{CC}	V	
V_{OL}	Output Low Voltage		0.4	V	$I_{OL} = 2.0 \text{ mA}$
V_{OH}	Output High Voltage		2.4 ¹	V	$I_{OH} = -250 \mu\text{A}$
I_{CC}	Power Supply Current		200	mA	Note 3
I_{LI}	Input Leakage Current		10	μA	$V_{IN} = 0 \text{ to } V_{CC}$
I_{LO}	3-State Output Leakage Current in Float	-10	10^2	μA	$V_{OUT} = 0.4 \text{ to } V_{CC}$

1. For military grade parts, refer to the Z80 Military Electrical Specification.

2. A₁₅-A₀, D₇-D₀, MREQ, IORQ, RD, and WR.

3. Measurements made with outputs floating.

CAPACITANCE

Guaranteed by design and characterization.

Symbol	Parameter	Min	Max	Unit
C_{CLOCK}	Clock Capacitance		35	pf
C_{IN}	Input Capacitance		5	pf
C_{OUT}	Output Capacitance		15	pf

NOTES:

$T_A = 25^\circ\text{C}$, $f = 1 \text{ MHz}$.

Unmeasured pins returned to ground.

AC CHARACTERISTICS[†] (Z8400/NMOS Z80 CPU)

Number	Symbol	Parameter	Z0840004		Z0840006		Z0840008	
			Min	Max	Min	Max	Min	Max
1	T _{cC}	Clock Cycle Time	250*		162*		125*	
2	T _{wCh}	Clock Pulse Width (High)	110	2000	65	2000	55	2000
3	T _{wCl}	Clock Pulse Width (Low)	110	2000	65	2000	55	2000
4	T _{fC}	Clock Fall Time		30		20		10
5	T _{rC}	Clock Rise Time		30		20		10
6	T _{dCr(A)}	Clock \uparrow to Address Valid Delay		110		90		80
7	T _{dA(MREQf)}	Address Valid to $\overline{MREQ} \downarrow$ Delay	65*		35*		20*	
8	T _{dCr(MREQf)}	Clock \uparrow to $\overline{MREQ} \downarrow$ Delay		85		70		60
9	T _{dCr(MREQr)}	Clock \uparrow to $\overline{MREQ} \uparrow$ Delay		85		70		60
10	T _{wMREQh}	\overline{MREQ} Pulse Width (High)	110*††		65*††		45*††	
11	T _{wMREQl}	\overline{MREQ} Pulse Width (Low)	220*††		135*††		100*††	
12	T _{dCr(MREQr)}	Clock \downarrow to $\overline{MREQ} \uparrow$ Delay		85		70		60
13	T _{dCr(RDf)}	Clock \downarrow to $\overline{RD} \downarrow$ Delay		95		80		70
14	T _{dCr(RDr)}	Clock \uparrow to $\overline{RD} \uparrow$ Delay		85		70		60
15	T _{sD(Cr)}	Data Setup Time to Clock \uparrow	35		30		30	
16	T _{hD(RDr)}	Data Hold Time to $\overline{RD} \uparrow$		0		0		0
17	T _{sWAIT(Cf)}	\overline{WAIT} Setup Time to Clock \downarrow	70		60		50	
18	T _{hWAIT(Cf)}	\overline{WAIT} Hold Time after Clock \downarrow		0		0		0
19	T _{dCr(M1f)}	Clock \uparrow to $\overline{M1} \downarrow$ Delay	100		80		70	
20	T _{dCr(M1r)}	Clock \uparrow to $\overline{M1} \uparrow$ Delay	100		80		70	
21	T _{dCr(RFSHf)}	Clock \uparrow to $\overline{RFSH} \downarrow$ Delay	130		110		95	
22	T _{dCr(RFSHr)}	Clock \uparrow to $\overline{RFSH} \uparrow$ Delay	120		100		85	
23	T _{dCr(RDr)}	Clock \downarrow to $\overline{RD} \uparrow$ Delay	85		70		60	
24	T _{dCr(RDf)}	Clock \uparrow to $\overline{RD} \downarrow$ Delay	85		70		60	
25	T _{sD(Cf)}	Data Setup to Clock \downarrow during M ₂ , M ₃ , M ₄ , or M ₅ Cycles	50		40		30	
26	T _{dA(IORQf)}	Address Stable prior to $\overline{IORQ} \downarrow$	180*		110*		75*	
27	T _{dCr(IORQf)}	Clock \uparrow to $\overline{IORQ} \downarrow$ Delay		75		65		55
28	T _{dCr(IORQr)}	Clock \downarrow to $\overline{IORQ} \uparrow$ Delay		85		70		60
29	T _{dD(WRf)}	Data Stable prior to $\overline{WR} \downarrow$	80*		25*		5*	
30	T _{dCr(WRf)}	Clock \downarrow to $\overline{WR} \downarrow$ Delay	80		70		60	
31	T _{wWR}	\overline{WR} Pulse Width	220*		135*		100*	
32	T _{dCr(WRr)}	Clock \downarrow to $\overline{WR} \uparrow$ Delay		80		70		60
33	T _{dD(WRf)}	Data Stable prior to $\overline{WR} \downarrow$	-10*		-55*		55*	
34	T _{dCr(WRf)}	Clock \uparrow to $\overline{WR} \downarrow$ Delay		65		60		55
35	T _{dWRr(D)}	Data Stable from $\overline{WR} \uparrow$	60*		30*		15*	
36	T _{dCr(HALT)}	Clock \downarrow to $\overline{HALT} \uparrow$ or \downarrow		300		260		225
37	T _{wNMI}	NMI Pulse Width	80		70		60*	
38	T _{sBUSREQ(Cr)}	BUSREQ Setup Time to Clock \uparrow	50		50		40	

*For clock periods other than the minimums shown, calculate parameters using the table on the following page. Calculated values above assumed TrC = TIC = 20 ns.

†Units in nanoseconds (ns).

†† For loading $\geq 50 \text{ pF}$, Decrease width by 10 ns for each additional 50 pF.

Customer Support

For answers to technical questions about the product, documentation, or any other issues with Zilog's offerings, please visit Zilog's Knowledge Base at <http://www.zilog.com/kb>.

For any comments, detail technical questions, or reporting problems, please visit Zilog's Technical Support at <http://support.zilog.com>.