
E·XFL

Zilog - Z84C0006PEC1527 Datasheet



Welcome to E-XFL.COM

Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details

Details	
Product Status	Obsolete
Core Processor	Z80
Number of Cores/Bus Width	1 Core, 8-Bit
Speed	6MHz
Co-Processors/DSP	-
RAM Controllers	-
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	-
SATA	-
USB	-
Voltage - I/O	5.0V
Operating Temperature	-40°C ~ 100°C (TA)
Security Features	-
Package / Case	-
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z84c0006pec1527

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

70	Λ.
20	U

	Register	Size (Bits)	Remarks
A, A'	Accumulator	8	Stores an operand or the results of an operation.
F, F'	Flags	8	See Instruction Set.
B, B′	General Purpose	8	Can be used separately or as a 16-bit register with C.
C, C′	General Purpose	8	Can be used separately or as a 16-bit register with C.
D, D'	General Purpose	8	Can be used separately or as a 16-bit register with E.
E, E′	General Purpose	8	Can be used separately or as a 16-bit register with E.
Н, Н′	General Purpose	8	Can be used separately or as a 16-bit register with L.
L, L'	General Purpose	8	Can be used separately or as a 16-bit register with L.
			Note: The (B,C), (D,E), and (H,L) sets are combined as follows: B - High byte C - Low byte D - High byte E - Low byte H - High byte L - Low byte
l	Interrupt Register	8	Stores upper eight bits of memory address for vectored interrupt processing.
R	Refresh Register	8	Provides user-transparent dynamic memory refresh. Automatically incremented and placed on the address bus during each instruction fetch cycle.
IX	Index Register	16	Used for indexed addressing.
IY .	Index Register	16	Used for indexed addressing
SP	Stack Pointer	16	Holds address of the top of the stack. See Push or Pop in instruction set.
PC	Program Counter	16	Holds address of next instruction.
IFF1-IFF2	Interrupt Enable	Flip-Flops	Set or reset to indicate interrupt status (see Figure 4).
IMFa-IMFb	Interrupt Mode	Flip-Flops	Reflect Interrupt mode (see Figure 4).

failure has been detected. After recognition of the NMI signal (providing BUSREQ is not active), the CPU jumps to restart location 0066H. Normally, software starting at this address contains the interrupt service routine.

Maskable Interrupt (INT). Regardless of the interrupt mode set by the user, the CPU response to a maskable interrupt input follows a common timing cycle. After the interrupt has been detected by the CPU (provided that interrupts are enabled and $\overline{\text{BUSREQ}}$ is not active) a special interrupt processing cycle begins. This is a special fetch (M1) cycle in which $\overline{\text{IORQ}}$ becomes active rather than $\overline{\text{MREQ}}$, as in a normal M1 cycle. In addition, this special M1 cycle is automatically extended by two WAIT states, to allow for the time required to acknowledge the interrupt request.

Mode 0 Interrupt Operation. This mode is similar to the 8080 microprocessor interrupt service procedures. The interrupting device places an instruction on the data bus. This is normally a Restart instruction, which will initiate a call

to the selected one of eight restart locations in page zero of memory. Unlike the 8080, the Z80 CPU responds to the Call instruction with only one interrupt acknowledge cycle followed by two memory read cycles.

Mode 1 Interrupt Operation. Mode 1 operation is very similar to that for the NMI. The principal difference is that the Mode 1 interrupt has only one restart location, 003/8H.

Mode 2 Interrupt Operation. This interrupt mode has been designed to most effectively utilize the capabilities of the Z80 microprocessor and its associated peripheral family. The interrupting peripheral device selects the starting address of the interrupt service routine. It does this by placing an 8bit vector on the data bus during the interrupt acknowledge cycle. The CPU forms a pointer using this byte as the lower 8 bits and the contents of the I register as the upper 8 bits. This points to an entry in a table of addresses for interrupt service routines. The CPU then jumps to the routine at that address. This flexibility in selecting the interrupt service routine address allows the peripheral device to use several different types of service routines. These routines may be located at any available location in memory. Since the interrupting device supplies the low-order byte of the 2-byte vector, bit 0 (A_n) must be a zero.

Interrupt Enable/Disable Operation. Two flip-flops, IFF₁ and IFF₂, referred to in the register description, are used to signal the CPU interrupt status. Operation of the two flip-flops is described in Table 2. For more details, refer to the Z80 CPU Technical Manual (03-0029-01) and Z80 Assembly Language Programming Manual (03-0002-01).

Table 2. State of Flip-Flops

Action	IFF ₁	IFF2	Comments
CPU Reset	0	0	Maskable interrupt
DI instruction execution	0	0	Maskable interrupt
El instruction execution	1	1	Maskable interrupt
LD A,I instruction execution	٠	٠	IFF ₂ → Parity flag
LD A,R instruction execution	•	•	$IFF_2 \rightarrow Parity flag$
Accept NMI	0	•	Maskable interrupt
RETN instruction execution	IFF ₂	•	IFF ₂ → IFF ₁ at completion of an MII service routine.

INSTRUCTION SET

The microprocessor has one of the most powerful and versatile instruction sets available in any 8-bit microprocessor. It includes such unique operations as a block move for fast, efficient data transfers within memory, or between memory and I/O. It also allows operations on any bit in any location in memory.

The following is a summary of the instruction set which shows the assembly language mnemonic, the operation, the flag status, and gives comments on each instruction. For an explanation of flag notations and symbols for mnemonic tables, see the Symbolic Notations section which follows these tables. The *Z80 CPU Technical Manual* (03-0029-01), the *Programmer's Reference Guide* (03-0012-03), and *Assembly Language Programming Manual* (03-0002-01) contain significantly more details for programming use.

The instructions are divided into the following categories:

- □ 8-bit loads
- □ 16-bit loads
- Exchanges, block transfers, and searches
- 8-bit arithmetic and logic operations
- General-purpose arithmetic and CPU control
- 16-bit arithmetic operations
- Rotates and shifts

- □ Bit set, reset, and test operations
- Jumps
- □ Calls, returns, and restarts
- Input and output operations

A variety of addressing modes are implemented to permit efficient and fast data transfer between various registers, memory locations, and input/output devices. These addressing modes include:

- □ Immediate
- Immediate extended
- Modified page zero
- □ Relative
- Extended
- Indexed
- Register
- Register indirect
- □ Implied
- 🗆 Bit

8-BIT LOAD GROUP

	Symbolic				Fk	lgs					Opcod	e		No. of	No. of M	No. of T		
Vnemonic	Operation	S	Z		H			N	С		543		Hex	Bytes	Cycles		Com	ments
LD r, r'	r ← r'	٠	٠	х	•	х	•	•	•	01	r	r'		1	1	4	r, r'	Reg
Dr, n	r+−n	٠	٠	х	•	х	٠	٠	٠	00	r	110		2	2	7	000	В
											+n-						001	С
_D r, (HL)	r 🛨 (HL)	٠	٠	Х	٠	Х	٠	٠	٠	01	r	110		1	2	7	010	D
_D r, (IX + d)	r ← (IX + d)	٠	٠	Х	٠	х	٠	٠	٠	11	011	101	DD	3	5	19	011	Ε
										01	r	110					100	н
							• •				+-d-→						101	L
Dr, (IY+d)	r ← (IY + d)	٠	٠	х	٠	х	٠	٠	٠	11	111	101	FD	3	5	19	111	Ā
										01	r	110						
											+- d →							
_D (HL), r	(HL) ← r	٠	٠	Х	٠	Х	٠	٠	٠	01	110	r		1	2	7		
D (IX + d), r	(lX+d) ← r	٠	٠	Х	٠	Х	٠	٠	٠	11	011	101	DD	3	5	19		
										01	110	r						
											+ d →							
.D (IY + d), r	(IY+d) + r	٠	٠	х	٠	х	•	٠	٠	11	111	101	FD	3	5	19		
										01	110	r						
											+ d →							
.D (HL), n	(HL) 🕂 n	•	٠	х	٠	х	٠	٠	٠	00	110	110	36	2	3	10		
											+n→							
.D (IX + d), n	(IX + d) 🕶 n	٠	•	х	٠	х	٠	٠	٠	11	011	101	DD	4	5	19		
										00	110	110	36					
											+-d →							
											← n→							

PS017801-0602

9

ł

8-BIT LOAD GROUP (Continued)

	Symbolic				Fla	aga	,				Opcod	le		No. of	No. of M	No of T	
Mnemonic	Operation	S	Z		Н	•		/ N	С		543		Hex	Bytes	Cycles	States	Commente
LD (IY + d), n	(lY+d) ← n	٠	•	х	•	x	٠	•	٠	11	111	101	FD	4	5	19	
										00	110	110	36				
											← d ⊣	•					
											+ n -	•					
LD A, (BC)	A 🛨 (BC)	٠	٠	Х	٠	Х	٠	٠	٠	00	001	010	0A	1	2	7	
LD A, (DE)	A 🗲 (DE)	•	٠	Х	٠	Х	•	٠	٠	00	011	010	1A	1	2	7	
LD A, (nn)	A 🛨 (nn)	٠	٠	х	٠	Х	٠	٠	٠	00	111	010	3A	3	4	13	
											+-n-+	•					
											← n →	•					
LD (BC), A	(BC) 🗕 A	٠	٠	х	٠	х	٠	٠	٠	00	000	010	02	1	2	7	
LD (DE), A	(DE) 🕂 A	٠	٠	х	٠	Х	٠	٠	٠	00	010	010	12	1	2	7	
LD (nn), A	(nn) 🗕 A	٠	٠	х	٠	х	٠	٠	٠	00	110	010	32	3	4	13	
											+- n →	•					
											+ n →	•					
LD A, I	A≁I	+	+	х	0	х	IFF	0	٠	11	101	101	ED	2	2	9	
										01	010	111	57				
LD A, R	A←R	\$	\$	х	0	Х	IFF	0	٠	11	101	101	ED	2	2	9	
										01	011	111	5F				
LD I, A	I←A	•	•	х	•	Х	٠	•	•	11	101	101	ED	2	2	9	
	- .									01	000	111	47				
_D R, A	R←A	•	•	х	٠	Х	•	•	•	11	101	101	ED	2	2	9	
										01	001	111	4F				

NOTE: IFF, the content of the interrupt enable flip-flop, (IFF2), is copied into the P/V flag.

16-BIT LOAD GROUP

Mnemonic	Symbolic Operation	S	z		Fla H	ngs	P/\	N	c		Opcod 543		Hex	No. of Byt es	No. of M Cycles	No. of T States	Con	nmenti
LD dd, nn	dd 🛨 nn	٠	•	х	٠	х	•	٠	٠	00				3	3	10	dd	Pair
											+n-+						00	BC
											+ n→						01	DE
LD IX, nn	IX 🕂 nn	•	•	Х	٠	х		٠	•	11	011	101	DD	4	4	14	10	HL
										00	100	001	21				11	SP
											+ n →							
											+ n →							
LD IY, nn	IY 🕂 nn	•	•	Х	٠	х	٠	٠	٠	11	111	101	FD	4	4	14		
										00	100	001	21					
											+ n→							
											←n→							
LD HL, (nn)	H 🗲 (nn + 1)	٠	٠	х	٠	х	٠	٠	٠	00	101	010	2A	3	5	16		
	L 🗲 (nn)										←n→							
											←n→							
LD dd, (nn)	dd _H 🛨 (nn + 1)	•	٠	х	٠	х	٠	•	٠	11	101	101	ED	4	6	20		
	dd _L 🛨 (nn)									01	dd1	011						
											←n →							
											+ n→							

.

NOTE: $(PAIR)_H$, $(PAIR)_L$ refer to high order and low order eight bits of the register pair respectively. e.g., $BC_L = C$, $AF_H = A$.

١

Mnemonic	Symbolic Operation	s	z		FI H	aga		/ N	с	76	Opcoc 543	ie 210	Hex	No. of Bytes	No. of M Cycles	No. of T States	Comments
EX DE, HL	DE ++ HL	•	•	x	•	X	•	•	•	11	101	011	EB	 1	1	4	
EX AF, AF'	AF ++ AF'			x	•	x			•	00	001	000	08	1	1	4	
EXX	BC ++ BC'			x		x				11	011	001	D9	1	1	4	De sister bit a
	DE ++ DE' HL ++ HL'	•	-	~	•	Ŷ	·	-	·		011		09	s	ı	4	Register bank and auxiliary register bank exchange
EX (SP), HL	H ↔ (SP + 1) L ↔ (SP)	•	•	х	٠	x	٠	•	•	11	100	011	E3	1	5	19	excitatige
ex (SP), IX	IX _H ↔ (SP + 1) IX _L ↔ (SP)	٠	٠	х	•	X	٠	•	•	11 11	011 100	101 011	DD E3	2	6	23	
EX (SP), IY	IY _H ++ (SP + 1)	•	•	х		x	•	•		11	111	101	FD	2	6	23	
	IYL ↔ (SP)					~	ብ			11	100	011	E3	2	Ū	25	
LDI	(DE) + (HL)	•	•	х	0	х	Ť	0	•	11	101	101	ED	2	4	16	Load (HL) into
	DE ← DE + 1 HL ← HL + 1 BC ← BC - 1				•			•		10	100	000	AO	L	4	10	(DE), increme the pointers a decrement the
							ø										byte counter
LDIR	(DE) - (HL)			¥	0	x	@	0	•	11	101	101	ED	2	5		(BC)
	$DE \leftarrow DE + 1$ HL \leftarrow HL + 1 BC \leftarrow BC - 1 Repeat until BC = 0	-	-	^	Ū	~	Ū	Ū	•	10	110	000	BO	2	4	21 16	If BC ≠ 0 If BC = 0
							ര										
_DD	(DE) ← (HL) DE ← DE – 1 HL ← HL – 1 BC ← BC – 1	•	•	x	0	x	Ť	0	•	11 10	101 101	101 000	ED A8	2	4	16	-
							2										
DDR	(DE) + (HL)	•	•	x	0	х		0	•	11	101	101	ED	2	5	21	lf BC ≠ 0
	DE ← DE 1 HL ← HL 1 BC ← BC 1									10	111	000	B 8	2	4	16	If BC = 0
	BC = 0		~				~										
CPI	A (LH.)	. (ঙ	v		v	() ‡				404		50	•			
261	A – (HL)	ŧ	ŧ	×	Ŧ	X	Ŧ	1	•	11	101	101	ED	2	4	16	
	HL++1 BC++BC-1									10	100	001	A1				

EXCHANGE, BLOCK TRANSFER, BLOCK SEARCH GROUPS

.

② P/V flag is 0 only at completion of instruction.
 ③ Z flag is 1 if A = HL, otherwise Z = 0.

16-BIT ARITHMETIC GROUP

Mnemonic	Symbolic Operation	s	z		Fla H	igs	P/V	N	с		Dpcod 543		Hex	No. of Bytes	No. of M Cycles	No. of T States	Con	merits
ADD HL, ss	HL ← HL + ss	٠	•	х	х	х	٠	0	\$	00	ssi	001		1	3	11	ss	Reg.
																	00	ВĊ
ADC HL, ss	HL←																01	Dŧ
	HL+ss+CY	‡	\$	х	Х	х	۷	0	\$	11	101	101	ED	2	4	15	10	ΗĻ
										01	ss1	010					11	SP
SBC HL, ss	HL ←																	
)	HL-ss-CY	\$	+	Х	Х	х	۷	1	‡	11	101	101	ED	2	4	15		
										01	ss0	010						
ADD IX, pp	IX 🛨 IX + pp	٠	٠	х	Х	х	٠	0	ŧ	11	011	101	DD	2	4	15	pp_	Reg.
										01	pp1	001					00	В¢
																	01	DE
																	10	IX
																	11	SP
ADD IY, rr	IY 🛨 IY + rr	٠	٠	Х	Х	х	٠	0	‡	11	111	101	FD	2	4	15	<u>rr</u>	Reg.
										00	rr1	001					00	B¢
INC ss	ss 🕶 ss + 1	•	•		•	х	٠	٠	•	00	ss0	011		1	1	6	01	Dŧ
INC IX	IX ← IX + 1	•	•	х	•	х	٠	٠	٠	11	011	101	DD	2	2	10	10	IY
										00	100	011	23				11	SP
INC IY	IY ← IY + 1	٠	٠	х	٠	х	٠	٠	٠	11	111	101	FD	2	2	10		
										00	100	011	23			_		
DEC ss	ss ← ss – 1	٠	•		•	X	•	•	•	00	ss1	011		1	1	6		
DEC IX	IX ← IX – 1	٠	٠	х	٠	Х	٠	٠	•	11	011	101	DD	2	2	10		
										00	101	011	2B		_			
DEC IY	IY ← IY – 1	٠	٠	х	٠	х	٠	٠	•	11	111	101	FD	2	2	10		
										00	101	011	28					

.

ROTATE AND SHIFT GROUP

	Symbolic				Fla	lgs					Opcod	e		No. of	No. of M	No. of T	
Mnem	onic Operation	S	Z		Н		P/V	N	С	76	543	210	Hex	Bytes	Cycles	States	Comments
rlca		•	•	x	0	x	•	0	\$	00	000	111	07	1	1	4	Rotate left circular
RLA		•	٠	x	0	x	•	0	ŧ	00	010	111	17	1	1	4	accumulato Rotate lefi accumulato
RRCA		•	•	x	0	x	•	0	ŧ	00	001	111	0F	1	1	4	Rotate right circular accumulato
RRA		•	•	х	0	x	•	0	\$	00	011	111	1F	1	1	4	Rotate right accumulato

PS017801-0602

15

ROTATE AND SHIFT GROUP (Continued)

Mnemonic	Symbolic Operation	S	z		FI. H	ngs		/ N	c	76	Opcod 543	e 210	Hex	No. of Byt es	No. of M Cycles	No. of T States	Comment
RLC r		\$	\$	x	0	x	P	0	• ‡	11 00	001 000	011 r	СВ	2	2	8	Rotate left circular register r.
RLC (HL)		;	\$	x	0	X	Ρ	0	\$	11 00	001 000	011 110	СВ	2	4	15	<u>r Re</u> 000 B
RLC (IX + d)	r,(HL),(IX + d),(IY +	t d)	\$	X	0	х	P	0	+	11 11 00	011 001 ← d → 000		DD CB	4	6	23	001 C 010 D 011 E 001 H 101 L
RLC (IY + d)	ļ	‡	ŧ	x	0	x	Ρ	0	:	11 11	111 001	101 011	FD CB	4	6	23	111 A
1 6 171	[cy]+7●]+-] m = r,(HL,(IX + d),(i	‡ Y+0		x	0	x	P	0	ŧ	00	+-d-+ 000 010	110					Instruction format and states are as shown for
IRCm ⊊	<u>7+0</u> -€CY m = r,(HL),(IX + d),(I			x	0	x	Ρ	0	ŧ		001						RLCs. To for new opcode replace 000 or RLCs with
	7+e]€cy] m = r,(HL),(IX + d),(I	•		x	0	x	Ρ	0	ŧ		011						shown code
	cv][70]-+-0 m = r,(HL),(IX + d),(I			ĸ	0	x	Ρ	0	\$		100						
	<mark>7>●]</mark> >[cv] m = r,(HL),(IX + d),(I	•		<	0	x	Ρ	0	ŧ	- 1.	101						
	<u>7</u> €CY m = r,(HL),(IX + d),(I	‡ Y+c		(0	x	P	0	\$		[111]						
LD 7-4	30 7-4 30 4 7-4 30 4 7-4 30 (HL)	:	; >	¢	0	x	P	0	•	11 01		101 111	ED 6F	2	5		Rotate digit left and right betwee the accumu-
RD 74	30)	•	;)	[0	x	Ρ	0	•	11 01		101 111	ED 67	2	5	18	lator and location (HL) The content of the upper half of the accumulator is unaffected

.

PS017801-0602

16

CALL AND RETURN GROUP

	Symbolic				Fi	ags					Opcod	e		No. of	No. of M	No. of T		
Mnemonic	Operation	S	Z		Н	-	P/	/N	C	76	543	210	Hex	Bytes	Cycles	States	Com	ments
	(SP - 1) ← PC _H	•	•	X	•	X	•	•	•	11			CD	3	5	17		
	(SP-2)←PCL										+n→							
	PC - nn, If condition			v		v				11	+n→	100		3	3	10	If co i	is false.
•	cc is false	-	•	Ŷ	•	^	•	•	•		+n→			5	0	10	1001	13 MIOC.
	continue,										+-n-→			3	5	17	lf cc i	is true.
	otherwise same as																	
	CALL nn																	
RET	PC _L ← (SP)	٠	٠	x	٠	х	٠	٠	٠	11	0 01	001	C9	1	3	10		
	PC _H +-(SP+1)			.,												-	K	
	If condition cc is false	•	•	X	•	X	•	•	•	11	cc	000		1	1	5	IT CC	is false.
	continue,													/1	3	11	If cc i	is true.
	otherwise																	
	same as RET																00	Condition
																	000	· · ·
																	001	• •
				.,		.,								•			010	
	Return from	•	•	X	•	х	•	•	•	11	101	101	ED	2	4	14	011	
	interrupt					~				01	001	101	4D	•				PO (parity odd)
RETN ¹	Return from	•	•	X	•	х	•	•	•	11	101	101	ED	2	4	14	101	
	non-maskable									01	000	101	45				110	
	interrupt (SP-1)←PCµ			~		~			•	44	t	111		1	3	11	t	·M (sign negative
•	(SP-2)←PC	•	•	^	•	^	•	•	•	14	ı	111		1	3			<u>р</u> 00Н
	(SF-2)-FCL PCH ← 0																001	
	PC _I ←p																	10H
	FCL - p																	18H
																		20H
																		20H 28H
																	110	
																	111	

NOTE: ¹RETN loads IFF₂ → IFF₁

INPUT AND OUTPUT GROUP

Maamanla	Symbolic	~				aga			~		Opcod			No. of		No. of T	•
mnemonic	Operation		Z		H		P /	VN	<u> </u>	76	543	210	Hex	Bytes	Cycles	States	Comments
N A, (n)	A 🛨 (n)	٠	` •	Х	٠	Х	٠	٠	٠	11	011	01	DB	2	3	11	n to A ₀ ~ A ₇
											←n→						Acc. to $A_8 \sim A_{15}$
N r, (C)	r ← (C)	\$	+	Х	\$	Х	Ρ	0	٠	11	101	101	ED	2	3	12	C to $A_0 \sim A_7$
	if r = 110 only									01	r	000					B to A ₈ ~ A ₁₅
	the flags will																
	be affected		_														
			C)													
41	(HL) 🛨 (C)	Х	\$	Х	х	х	х	1	х	11	101	101	ED	2	4	16	C to A ₀ ~ A ₇
	B←B-1		_							10	100	010	A2				B to Ag ~ A ₁₅
	HL←HL+1		0)													
١R	(HL) 🛨 (C)	X	1	Х	Х	Х	Х	1	Х	11	101	101	ED	2	5	21	C to A ₀ ~ A ₇
	B←B-1									10	110	010	B2		(If B≠0)		B to A ₈ ~ A ₁₅
	HL ← HL + 1													2	4	16	
	Repeat until								s						(If B = 0)		
	B=0		_												-		
			0)													
1D	(HL) + (C)	X	ŧ	Х	Х	Х	Х	1	х	11	101	101	ED	2	4	16	C to A ₀ ~ A ₇
	B ← B – 1									10	101	010	AA				B to A8 ~ A15
	HL+HL-1		0)													
IDR	(HL) ← (C)	Х	1	х	х	х	х	1	х	11	101	101	ED	2	5	21	C to A ₀ ~ A ₇
	B+B-1									10	111	010	BA		(lf B≠0)		B to A8 ~ A15
	HL ← HL – 1													2	4	16	
	Repeat until														(If B = 0)		
	B=0																
UT (n), A	(n) 🕂 A	•	٠	Х	٠	Х	٠	•.	٠	11	010	011	D3	2	3	11	n to A₀ ~ A ₇
-											+n→						Acc. to A8 ~ A15
UT (C), r	(C) ← r	٠	٠	Х	٠	х	٠	٠	٠	11	101	101	ED	2	3	12	C to A ₀ ~ A ₇
										01	r	001					B to A8 ~ A15
			1														
UTI	(C) 🛨 (HL)	X	ŧ	Х	Х	х	Х	1	х	11	101	101	ED	2 '	4	16	C to A ₀ ~ A ₇
	B←B-1									10	100	011	A3				B to A8 ~ A15
	HL←HL+1		0														
Tir	(C) 🛨 (HL)	X	Ĩ	Х	Х	х	Х	1	х	11	101	101	ED	2	5	21	C to A ₀ ~ A ₇
	B←B-1									10	110	011	B 3		(If B≠0)		B to A8 ~ A15
	HL≁HL+1													2	4	16	•
	Repeat until														(If B = 0)		
	B=0																
			1														
UTD	(C) ← (HL)	Х	Ŧ	х	Х	Х	Х	1	х	11	101	101	ED	2	4	16	C to $A_0 \sim A_7$
	B←B-1									10	101	011	AB				B to A8 ~ A15
	HL ← HL – 1																
			2														
DR	(C) 🛨 (HL)	Х	1	х	х	Х	Х	1	х	11	101	101	ED	2	5	21	C to $A_0 \sim A_7$
	B←B-1									10	111	011			(lf B≠0)		B to A8 ~ A15
	HL←HL-1													2	4	16	•
	Repeat until														(If B = 0)		
	B=0																

.

NOTES: (1) If the result of B - 1 is zero, the Z flag is set; otherwise it is reset. (2) Z flag is set upon instruction completion only.

SUMMARY OF FLAG OPERATION

	D ₇				-			Do	}
Instructions	S	Ζ		Н		P/V	N	Ċ	Comments
ADD A, s; ADC A, s	\$	\$	X	+	Х	V	0	\$	8-bit add or add with carry.
SUB s; SBC A, s; CP s; NEG	\$ '	\$	х	\$	х	۷	1	+	8-bit subtract, subtract with carry, compare and negate accumulator.
AND s	\$	\$	Х	1	Х	Ρ	0	0	Logical operation.
OR s, XOR s	\$	\$	х	0	х	Ρ	0	0	Logical operation.
INCs	+	‡.	Х	\$	Х	V	0	•	8-bit increment.
DEC s	‡ -	‡	Х	*	Х	V	1	•	8-bit decrement.
ADD DD, ss	•	•	Х	X	Х	•	0	‡	16-bit add.
ADC HL, ss	\$	\$	Х	х	Х	V	0	‡	16-bit add with carry.
SBC HL. ss	+	\$	х	х	х	V	1	\$	16-bit subtract with carry.
RLA; RLCA; RRA; RRCA		•	х	0	Х	٠	0	‡	Rotate accumulator.
RL m; RLC m; RR m; RRC m; SLA m;	ŧ	\$	x	0	x	Ρ	0	\$	Rotate and shift locations.
SRA m; SRL m						_			.
RLD; RRD	+	+	X	0	X	P	0	•	Rotate digit left and right.
DAA	\$	ŧ	X	\$	X	Ρ	•	+	Decimal adjust accumulator.
CPL	٠	٠	Х	1	X	•	1	•	Complement accumulator.
SCF	٠	٠	X	0	X	•	0	1	Set carry.
CCF	•	•	х	х	Х	٠	0	ŧ	Complement carry.
IN r (C)	\$	ŧ	Х	0	х	Ρ	0	•	Input register indirect.
INI; IND; OUTI; OUTD	х	+	Х	х	Х	х	1	•	Block input and output. $Z = 1$ if $B \neq 0$, otherwise $Z = 0$.
INIR; INDR; OTIR; OTDR	х	1	Х	х	Х	х	1	٠	Block input and output. $Z = 1$ if $B \neq 0$, otherwise $Z = 0$.
LDI; LDD	х	х	Х	0	Х	\$	0	٠	Block transfer instructions. $PN = 1$ if BC $\neq 0$, otherwise $PN = 0$.
LDIR; LDDR	х	Х	х	0	Х	0	0	•	Block transfer instructions. $PN = 1$ if BC $\neq 0$, otherwise $PN \models 0$.
CPI; CPIR; CPD; CPDR	х	\$	X	x	х	ŧ	1	٠	Block search instructions. $Z = 1$ if $A = (HL)$, otherwise $Z = 0$. P/V = 1 if BC $\neq 0$, otherwise P/V = 0.
LD A; I, LD A, R	\$	\$	х	0	х	IFF	0	٠	IFF, the content of the interrupt enable flip-flop, (IFF ₂), is copied into the P/V flag.
BIT b, s	х	ŧ	х	1	х	х	0	•	The state of bit b of location s is copied into the Z flag.

SYMBOLIC NOTATION

Symbol Operation

- S Sign flag. S = 1 if the MSB of the result is 1.
- Z Zero flag. Z = 1 if the result of the operation is 0.
 P/V Parity or overflow flag. Parity (P) and overflow (V) share the same flag. Logical operations affect this flag with the parity of the result while arithmetic operations affect this flag with the overflow of the result. If P/V holds parity: P/V = 1 if the result of the operation is even; P/V = 0 if result is odd. If P/V holds overflow, P/V = 1 if the result of the operation produced an overflow. If P/V does not hold overflow, P/V = 0.
- H* Half-carry flag. H = 1 if the add or subtract operation produced a carry into, or borrow from, bit 4 of the accumulator.
- N* Add/Subtract flag. N = 1 if the previous operation was a subtract.
- C Carry/Link flag. C = 1 if the operation produced a carry from the MSB of the operand or result.

Symbol Operation

\$	The flag is affected according to the result of the operation.
•	The flag is unchanged by the operation.
0	The flag is reset by the operation.
1	The flag is set by the operation.
Х	The flag is indeterminate.
V	P/V flag affected according to the overflow result of the operation.
Р	PN flag affected according to the parity result of the operation.
r	Any one o the CPU registers A, B, C, D, E, H, L
s	Any 8-bit location for all the addressing modes allowed for the particular instruction.
SS	Any 16-bit location for all the addressing modes allowed for that instruction.
ü	Any one of the two index registers IX or IY.
R	Refresh counter.
n	8-bit value in range < 0, 255 >.
nn	16-bit value in range < 0, 65535 >.

* H and N flags are used in conjunction with the decimal adjust instruction (DAA) to properly correct the result into packed BCD format following addition or subtraction usin ... perands with packed BCD format.

CPU TIMING

The Z80 CPU executes instructions by proceeding through a specific sequence of operations:

- Memory read or write
- I/O device read or write
- Interrupt acknowledge

The basic clock period is referred to as a T time or cycle, and three or more T cycles make up a machine cycle (M1, M2 or M3 for instance). Machine cycles can be extended either by the CPU automatically inserting one or more Wait states or by the insertion of one or more Wait states by the user. Instruction Opcode Fetch. The CPU places the contents of the Program Counter (PC) on the address bus at the start of the cycle (Figure 5). Approximately one-half clock cycle later, MREQ goes active. When active, RD indicates that the memory data can be enabled onto the CPU data bus.

The CPU samples the \overline{WAIT} input with the falling edge of clock state T_2 . During clock states T_3 and T_4 of an $\overline{M1}$ cycle, dynamic RAM refresh can occur while the CPU starts decoding and executing the instruction. When the Refresh Control signal becomes active, refreshing of dynamic memory can take place.





Figure 5. Instruction Opcode Fetch

Input or Output Cycles. Figure 7 shows the timing for an I/O read or I/O write operation. During I/O operations, the CPU automatically inserts a single Wait state (T_{WA}). This

extra Wait state allows sufficient time for an I/O port to decode the address from the port address lines.




T_{WA} = One wait cycle automatically inserted by CPU.

.

Figure 7. Input or Output Cycles

Non-Maskable Interrupt Request Cycle. NMI is sampled at the same time as the maskable interrupt input INT but has higher priority and cannot be disabled under software control. The subsequent timing is similar to that of a normal memory read operation except that data put on the bus by the memory is ignored. The CPU instead executes a restart (RST) operation and jumps to the $\overline{\text{NMI}}$ service routine located at address 0066H (Figure 9).



*Although NMI is an asynchronous input, to guarantee its being recognized on the following machine cycle, NMI's falling edge must occur no later than the rising edge of the clock cycle preceding the last state of any instruction cycle (TLI).

Figure 9. Non-Maskable Interrupt Request Operation

Power-Down mode of operation (Only applies to CMOS Z80 CPU).

Z80 CPU). supply current for the CPU goes down as low as 10 uA CMOS Z80 CPU supports Power-Down mode of operation. (Where specified as lcc_2).

Power-Down Acknowledge Cycle. When the clock input to the CPU is stopped at either a High or Low level, the CPU stops its operation and maintains all registers and control signals. However, I_{cc2} (standby supply current) is guaranteed only when the system clock is stopped at a Low

level during T_4 of the machine cycle following the execution of the HALT instruction. The timing diagram for the power-down function, when implemented with the HALT **instruction, is shown in Figure 13.**

This mode is also referred to as the "standby mode", and




Figure 13. Power-Down Acknowledge

ABSOLUTE MAXIMUM RATINGS

Voltage on V _{CC} with respect to V_{SS} 0.3V to +7V
Voltages on all inputs with respect
to V_{SS}
Operating Ambient
Temperature
Storage Temperature 65°C to + 150°C

STANDARD TEST CONDITIONS


The DC Characteristics and capacitance sections below apply for the following standard test conditions, unless otherwise noted. All voltages are referenced to GND (0V). Positive current flows into the referenced pin.

Available operating temperature ranges are:

S = 0°C to +70°C Voltage Supply Range: NMOS: +4.75V ≤ VCC ≤ +5.25V CMOS: +4.50V ≤ VCC ≤ +5.50V E = -40°C to 100°C, +4.50V ≤ VCC ≤ +5.50V

All ac parameters assume a load capacitance of 100 pf. Add 10 ns delay for each 50 pf increase in load up to a maximum of 200 pf for the data bus and 100 pf for address and control lines. AC timing measurements are referenced to 1.5 volts (except for clock, which is referenced to the 10% and 90% points). Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

The Ordering Information section lists temperature ranges and product numbers. Package drawings are in the Package Information section. Refer to the Literature List for additional documentation.



DC CHARACTERISTICS (Z84C00/CMOS Z80 CPU)

Symbol	Parameter	Min	Max	Unit	Condition
VILC	Clock Input Low Voltage	~0.3	0.45	v	
VIHC	Clock Input High Voltage	V _{CC} – .6	V _{CC} +.3	v	
VIL	Input Low Voltage	- 0.3	0.8	v	
VIH	Input High Voltage	2.2	Vcc	v	
V _{OL}	Output Low Voltage		0.4	v	l _{OL} = 2.0 mA
V _{OH1}	Output High Voltage	2.4		v	l _{OH} = −1.6 mA
V _{OH2}	Output High Voltage	V _{CC} -0.8		v	$I_{OH} = -250 \mu A$
ICC1	Power Supply Current 4 MHz 6 MHz 8 MHz 10 MHz 20 MHz		20 30 40 50 100	mA mA mA mA	$V_{CC} = 5V$ $V_{IH} = V_{CC} - 0.2V$ $V_{IL} = 0.2V$ $V_{IL} = 5V$
ICC2	Standby Supply Current		10	μA	$V_{oc} = 5V$ $V_{CC} = 5V$
					CLK = (0) $V_{IH} = V_{CC} - 0.2V$ $V_{IL} = 0.2V$
ILI	Input Leakage Current	-10	10	μA	$V_{IN} = 0.4$ to V_{CC}
lo	3-State Output Leakage Current in Float	- 10	10 ²	μA	$V_{OUT} = 0.4$ to V_{CC}

Measurements made with outputs floating.
 A₁₅-A₀, D₇-D₀, MREQ, IORQ, RD, and WR.
 I_{CC2} standby supply current is guaranteed only when the supplied clock is stopped at a low level during T₄ of the machine cycle immediately following the execution of a HALT instruction.

CAPACITANCE

Symbol	Parameter	Min	Max	Unit
CCLOCK	Clock Capacitance		10	pf
C _{IN}	Input Capacitance		5	pf
COUT	Output Capacitance		15	pif

 $T_A = 25$ °C, f = 1 MHz. Unmeasured pins returned to ground.

AC CHARACTERISTICS[†] (Z84C00/CMOS Z80 CPU)

 V_{cc} =5.0V ± 10%, unless otherwise specified

No	Symbol	Parameter		C0004 Max		C0000 Max		C0008 Max		C0010 Max		C0020[1] Max	Unit	Note
1	TcC	Clock Cycle time	250*	DC	162	DC	125	• DC	100*	DC	50*	DC	nS	
2	TwCh	Clock Pulse width (high)			65	DC	55	DC	40	DC	20	DC	nS	
3	TwCl	Clock Pulse width (low)	110		65	DC	55	DC	40	DC	20		nS	
4	TfC	Clock Fall time		30		20	00	10	10	10	20	10	nS	
5	TrC	Clock Rise time		30		20		10		10		10	nS	
6	TdCr(A)	Address vaild from Clock Rise	1	110		90		80		65		57	nS	[2]
7	TdA(MREQf)	Address valid to /MREQ Fall	65*		35*		20*		5*		-15*		nS	• •
8	TdCf(MREQf)	,		85		70		60		55		40	nS	
9	TdCr(MREQr)	Clock Rise to /MREQ Rise delay		8 5		70		60		55		40	nS	
10	TwMREQh	/MREQ pulse width (High)	110*		65*		45**		30*		10*		nS	[3]
11	TwMREQ	/MREQ pulse width (low)	220*		132*		100'	,	75*		25*		nS	[3]
	TdCf(MERQr)			85		70		60		55		40	nS	
13	TdCf(RDf)	Clock Fall to /RD Fall delay		95		80		70		6 5		40	nS	
	TdCr(RDr)	Clock Rise to /RD Rise delay		85		70		60		55		40	nS	
15	TsD(Cr)	Data setup time to Clock Rise	35		30		30		25		12		nS	
	ThD(RDr)	Data hold time after /RD Rise	0		0		0		0		0		nS	
	TsWAIT(Cf)	WAIT setup time to Clock Fall	70		60		50		20		7.5		nS	
	ThWAIT(Cf)	WAIT hold time after Clock Fall	10		10		10		10		10		nS	
19	TdCr(M1f)	Clock Rise to /M1 Fall delay		100		80	•	70		65		45	nS	
20	TdCr(M1r)	Clock Rise to /M1 Rise delay		100		80		70		65		45	nS	
	TdCr(RFSHf)	Clock Rise to /RFSH Fall delay		130		110		95		80		60	nS	
	TdCr(RFSHr)	Clock Rise to /RFSH Rise delay		120		100		85		80		60	nS	
	TdCf(RDr)	Clock Fall to /RD Rise delay		85		70		60		55		40	nS	
	TdCr(RDf)	Clock Rise to /RD Fall delay		85		70		60		55		40	nS	
25	TsD(Cf)	Data setup to Clock Fall during												
		M2, M3, M4 or M5 cycles	50		40		30		25		12		nS '	
26	TdA(IORQf)	Address stable prior to /IORQ Fall	180*		107*		75*		50*		0*		nS	
27	TdCr(IORQf)	Clock Rise to /IORQ Fall delay		75		65		55		50		40	nS	
28	TdCf(IORQr)	Clock Fall to /IORQ Rise delay		85		70		60		55		40 '	nS	
29	TdD(WRf)Mw	Data stable prior to /WR Fall	80*		22*		5*		40*		-10*		nS	
	TdCf(WRf)	Clock Fall to /WR Fall delay		80		70		60		55		40	nS	
		/WR pulse width	220*		132*		100*		75*		25*		nS	
		Clock Fall to /WR Rise delay		80		70		60		55		40	nS	
		Data stable prior to /WR Fall	-10*		-55*		-55*		-10*		-30*		nS	
34	TdCr(WRf)	Clock Rise to /WR Fall delay		65		60		60		50		40	nS	
	• •	Data stable from /WR Rise	60*		30*		15*		10*		0*		nS	
	• •	Clock Fall to /HALT 'L' or 'H'		300		260		225		90		70	nS	
		/NMI pulse width	80		60		60		60		60		nS	
		/BUSREQ setup time	50		50		40		30		15		nS	
1	(Cr)	to Clock Rise												


*For clock periods other than the minimums shown, calculate parameters using the table on the following page. Calculated values above assumed TrC = TfC = 20 ns.

The second seco

**4 MHz CMOS Z80 is obsoleted and replaced by 6 MHz

PS017801-0602

¢



DC CHARACTERISTICS (Z8400/NMOS Z80 CPU)

All parameters are tested unless otherwise noted.

Symbol	Parameter	Min	Max	Unit	Test Condition
V _{ILC}	Clock Input Low Voltage	-0.3	0.45	v	
VIHC	Clock Input High Voltage	V _{CC} – .6	V _{CC} +.3	v	
VIL	Input Low Voltage	- 0.3	0.8	v	
VIH	Input High Voltage	2.0 ¹	V _{CC}	v	
VOL	Output Low Voltage		0.4	v	l _{Oi} = 2.0 mA
V _{OH}	Output High Voltage	2.4 ¹		v .	l _{OH} = -250 μA
ICC.	Power Supply Current		200	mA	Note 3
lLi	Input Leakage Current		10	μA	$V_{IN} = 0$ to V_{CC}
ILO	3-State Output Leakage Current in Float	- 10	10 ²	μΑ	$V_{OUT} = 0.4$ to V_{CC}

For military grade parts, refer to the Z80 Military Electrical Specification.
 A₁₅-A₀, D₇-D₀, MREO, IORO, RD, and WR.
 Measurements made with outputs floating.

CAPACITANCE

Guaranteed by design and characterization.

Symbol	Parameter	Min	Max	Unit
C _{CLOCK}	Clock Capacitance		35	pf
C _{IN}	Input Capacitance		5	pf
COUT	Output Capacitance		15	pf

NOTES:

 $T_A = 25$ °C, f = 1 MHz. Unmeasured pins returned to ground.

•

PS017801-0602

			Z084	0004	Z08 4	0006	Z084	8000
Number	Symbol	Parameter	Min	Max	Min	Max	Min	Max
1	TcC	Clock Cycle Time	250*		162*		125*	
2	TwCh	Clock Pulse Width (High)	110	2000	65	2000	55	2000
3	TwCl	Clock Pulse Width (Low)	110	2000	65	2000	55	2000
4	TfC	Clock Fall Time		30		20		10
5	TrC	Clock Rise Time		30		20		10
6	TdCr(A)	Clock t to Address Valid Delay		110		90		80
7	TdA(MREQf)	Address Valid to MREQ ↓ Delay	65*		35*		20*	
8	TdCf(MREQf)	Clock ↓ to MREQ ↓ Delay		85		70		60
9	TdCr(MREQr)	Clock t to MREQ t Delay		85		70		60
10	TwMREQh	MREQ Pulse Width (High)	110**	Ħ	65*	Ħ	45*1	H t
11	TwMREQI	MREQ Pulse Width (Low)	220*	Ħ	135**	İ.	100*1	HT .
12	TdCf(MREQr)	Clock I to MREQ t Delay		85		70		60
13	TdCf(RDf)	Clock ↓ to RD ↓ Delay		95		80		70
14	TdCr(RDr)	Clock t to RD t Delay		85		70		60
15	TsD(Cr)	Data Setup Time to Clock †	35		30		30	
16	ThD(RDr)	Data Hold Time to \overline{RD} t		0		0		C
17	TsWAIT(Cf)	WAIT Setup Time to Clock I	70		60		50	
18	ThWAIT(Cf)	WAIT Hold Time after Clock +		0		0		0
19	TdCr(M1f)	Clock ↑ to M1 ↓ Delay		100		80		70
20	TdCr(M1r)	Clock t to M1 t Delay		. 100		80		70
21	TdCr(RFSHf)	Clock ↑ to RFSH ↓ Delay		130		110		95
22	TdCr(RFSHr)	Clock t to RFSH t Delay		120		100		85
23	TdCf(RDr)	Clock ↓ to RD ↑ Delay		85		70		60
24	TdCr(RDf)	Clock † to RD ↓ Delay		85		70		60
25	TsD(Cf)	Data Setup to Clock I during M ₂ , M ₃ , M ₄ , or M ₅ Cycles	50		40		30	
26	TdA(IORQf)	Address Stable prior to IORQ +	180*		110*		75*	
27	TdCr(IORQf)	Clock † to IORQ ↓ Delay		75		65		55
28	TdCf(IORQr)	Clock ↓ to IORQ ↑ Delay		85		70		·60
29	TdD(WRf)	Data Stable prior to WR	80*		25*		5*	
30	TdCf(WRf)	Clock ↓ to WR ↓ Delay		80		70		60
31	TwWR	WR Pulse Width	220*		135*		100*	
32	TdCf(WRr)	Clock↓to WR↑Delay		80		70		60
· 33	TdD(WRf)	Data Stable prior to WR +	-10*		-55*		55*	
34	TdCr(WRf)	Clock ↑ to WR ↓ Delay		65		60		55
35	TdWRr(D)	Data Stable from WR 1	60*		30*		15*	
36	TdCf(HALT)	Clock ↓ to HALT ↑ or ↓		300		260		225
37	TwNMI	NMI Pulse Width	80		70		60*	
38	TsBUSREQ(Cr)	BUSREQ Setup Time to Clock t	50		50		40	

AC CHARACTERISTICS[†] (Z8400/NMOS Z80 CPU)

*For clock periods other than the minimums shown, calculate parameters using the table on the following page. Calculated values above assumed TrC = TIC = 20 ns. †Units in nanoseconds (ns).

For loading \geq 50 pf., Decrease width by 10 ns for each additional 50 pf.

PS017801-0602

.

Customer Support

For answers to technical questions about the product, documentation, or any other issues with Zilog's offerings, please visit Zilog's Knowledge Base at http://www.zilog.com/kb.

For any comments, detail technical questions, or reporting problems, please visit Zilog's Technical Support at <u>http://support.zilog.com</u>.