



Welcome to **E-XFL.COM**

Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.


Applications of Embedded - Microprocessors


Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details	
Product Status	Obsolete
Core Processor	Z80
Number of Cores/Bus Width	1 Core, 8-Bit
Speed	20MHz
Co-Processors/DSP	-
RAM Controllers	-
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	-
SATA	-
USB	-
Voltage - I/O	5.0V
Operating Temperature	-40°C ~ 100°C (TA)
Security Features	-
Package / Case	40-DIP (0.620", 15.75mm)
Supplier Device Package	40-PDIP
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z84c0020pec

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong








Figure 2b. 44-Pin Chip Carrier Pin Assignments

GENERAL DESCRIPTION

The CPUs are fourth-generation enhanced microprocessors with exceptional computational power. They offer higher system throughput and more efficient memory utilization than comparable second- and third-generation microprocessors. The internal registers contain 208 bits of read/write memory that are accessible to the programmer. These registers include two sets of six general-purpose registers which may be used individually as either 8-bit registers or as 16-bit register pairs. In addition, there are two sets of accumulator and flag registers. A group of "Exchange" instructions makes either set of main or alternate registers accessible to the programmer. The alternate set allows operation in foreground-background mode or it may be reserved for very fast interrupt response.

The CPU also contains a Stack Pointer, Program Counter, two index registers, a Refresh register (counter), and an Interrupt register. The CPU is easy to incorporate into a system since it requires only a single +5V power source. All output signals are fully decoded and timed to control standard memory or peripheral circuits; the CPU is supported by an extensive family of peripheral controllers. The internal block diagram (Figure 3) shows the primary functions of the processors. Subsequent text provides more detail on the I/O controller family, registers, instruction set, interrupts and daisy chaining, and CPU timing.




Figure 3. Z80C CPU Block Diagram

Table 1. Z80C CPU Registers

	Register	Size (Bits)	Remarks
A, A'	Accumulator	8	Stores an operand or the results of an operation.
F, F'	Flags	8	See Instruction Set.
B, B'	General Purpose	8	Can be used separately or as a 16-bit register with C.
C, C'	General Purpose	8	Can be used separately or as a 16-bit register with C.
D, D'	General Purpose	8	Can be used separately or as a 16-bit register with E.
E, E'	General Purpose	8	Can be used separately or as a 16-bit register with E.
H, H'	General Purpose	8	Can be used separately or as a 16-bit register with L.
L, L'	General Purpose	8	Can be used separately or as a 16-bit register with L.
			Note: The (B,C), (D,E), and (H,L) sets are combined as follows: B — High byte
	Interrupt Register	8	Stores upper eight bits of memory address for vectored interrupt processing.
R	Refresh Register	8	Provides user-transparent dynamic memory refresh. Automatically incremented and placed on the address bus during each instruction fetch cycle.
IX	Index Register	16	Used for indexed addressing.
IY .	Index Register	16	Used for indexed addressing
SP	Stack Pointer	16	Holds address of the top of the stack. See Push or Pop in instruction set.
PC	Program Counter	16	Holds address of next instruction.
IFF ₁ -IFF ₂	Interrupt Enable	Flip-Flops	Set or reset to indicate interrupt status (see Figure 4).
IMFa-IMFb	Interrupt Mode	Flip-Flops	Reflect Interrupt mode (see Figure 4).

failure has been detected. After recognition of the \$\overline{NMI}\$ signal (providing \$\overline{BUSREQ}\$ is not active), the CPU jumps to restart location 0066H. Normally, software starting at this address contains the interrupt service routine.

Maskable Interrupt (INT). Regardless of the interrupt mode set by the user, the CPU response to a maskable interrupt input follows a common timing cycle. After the interrupt has been detected by the CPU (provided that interrupts are enabled and BUSREQ is not active) a special interrupt processing cycle begins. This is a special fetch (M1) cycle in which IORQ becomes active rather than MREQ, as in a normal M1 cycle. In addition, this special M1 cycle is automatically extended by two WAIT states, to allow for the time required to acknowledge the interrupt request.

Mode 0 Interrupt Operation. This mode is similar to the 8080 microprocessor interrupt service procedures. The interrupting device places an instruction on the data bus. This is normally a Restart instruction, which will initiate a call

to the selected one of eight restart locations in page zero of memory. Unlike the 8080, the Z80 CPU responds to the Call instruction with only one interrupt acknowledge cycle followed by two memory read cycles.

Mode 1 Interrupt Operation. Mode 1 operation is very similar to that for the NMI. The principal difference is that the Mode 1 interrupt has only one restart location, 0038H.

Mode 2 Interrupt Operation. This interrupt mode has been designed to most effectively utilize the capabilities of the Z80 microprocessor and its associated peripheral family. The interrupting peripheral device selects the starting address of the interrupt service routine. It does this by placing an 8-bit vector on the data bus during the interrupt acknowledge cycle. The CPU forms a pointer using this byte as the lower 8 bits and the contents of the I register as the upper 8 bits. This points to an entry in a table of addresses for interrupt service routines. The CPU then jumps to the routine at that

address. This flexibility in selecting the interrupt service routine address allows the peripheral device to use several different types of service routines. These routines may be located at any available location in memory. Since the interrupting device supplies the low-order byte of the 2-byte vector, bit 0 (A_a) must be a zero.

Interrupt Enable/Disable Operation. Two flip-flops, IFF1 and IFF2, referred to in the register description, are used to signal the CPU interrupt status. Operation of the two flip-flops is described in Table 2. For more details, refer to the Z80 CPU Technical Manual (03-0029-01) and Z80 Assembly Language Programming Manual (03-0002-01).

Table 2. State of Flip-Flops

Action	IFF ₁	IFF ₂	Comments
CPU Reset	0	0	Maskable interrupt
DI instruction execution	0	0	Maskable interrupt INT disabled
El instruction execution	1	1	Maskable interrupt
LD A,I instruction execution	•	•	IFF ₂ → Parity flag
LD A,R instruction execution	•	•	IFF ₂ → Parity flag
Accept NMI	0	•	Maskable interrupt
RETN instruction execution	IFF ₂	•	IFF ₂ → IFF ₁ at completion of an NMI service routine.

INSTRUCTION SET

The microprocessor has one of the most powerful and versatile instruction sets available in any 8-bit microprocessor. It includes such unique operations as a block move for fast, efficient data transfers within memory, or between memory and I/O. It also allows operations on any bit in any location in memory.

The following is a summary of the instruction set which shows the assembly language mnemonic, the operation, the flag status, and gives comments on each instruction. For an explanation of flag notations and symbols for mnemonic tables, see the Symbolic Notations section which follows these tables. The Z80 CPU Technical Manual (03-0029-01). the Programmer's Reference Guide (03-0012-03), and Assembly Language Programming Manual (03-0002-01) contain significantly more details for programming use.

The instructions are divided into the following categories: ☐ 8-bit loads □ 16-bit loads ☐ Exchanges, block transfers, and searches □ 8-bit arithmetic and logic operations ☐ General-purpose arithmetic and CPU control □ 16-bit arithmetic operations □ Rotates and shifts

- ☐ Bit set, reset, and test operations
- □ Jumps
- □ Calls, returns, and restarts
- □ Input and output operations

A variety of addressing modes are implemented to permit efficient and fast data transfer between various registers, memory locations, and input/output devices. These addressing modes include:

- □ Immediate
- □ Immediate extended
- □ Modified page zero
- □ Relative
- □ Extended
- □ Indexed
- □ Register
- □ Register indirect
- □ Implied
- □ Bit

8-BIT LOAD GROUP (Continued)

	Symbolic					ags					Opcod			No. of	No. of M	No. of T	
Mnemonic	Operation	S	Z		Н		PΛ	/ N	С	76	543	210	Hex	Bytes	Cycles	States	Comments
LD (IY + d), n	(IY+d) ← n	•	•	Х	•	Х	•	•	•	11	111	101	FD	4	5	19	
										00	110	110	36				
											← d→						
											←n→						
LD A, (BC)	A ← (BC)	•	•	Χ	•	Х	•	•	•	00	001	010	OA	1	2	7	
LD A, (DE)	A ← (DE)	•	•	Χ	•	Χ	٠	•	•	00	011	010	1A	1	2	7	
LD A, (nn)	A ← (nn)	•	•	Х	•	Х	•	•	•	00	111	010	3A	3	4	13	
											← n→						
											← n→						
LD (BC), A	(BC) ← A	•	•	Х	•	Х	•	•	•	00	000	010	02	1	2	7	
LD (DE), A	(DE) ← A	•	•	Х	•	Χ	•	•	•	00	010	010	12	1	2	7	
LD (nn), A	(nn) ← A	•	•	Х	•	Х	•	•	•	00	110	010	32	3	4	13	
											← n →						
_											← n→						
LD A, I	A←I	#	‡	Х	0	Х	IFF	0	•	11	101	101	ED	2	2	9	
										01	010	111	57				
LDA, R	A←R	‡	‡	X	0	Х	IFF	0	•	11	101	101	ED	2	2	9	
										01	011	111	5F				
_D I, A	1 A	•	•	Х	•	Х	•	•	•	11	101	101	ED	2	2	9	
	_									01	000	111	47				
₋DR, A	R←A	•	•	X	•	Х	•	•	•	11	101	101	ED	2	2	9	
										01	0 01	111	4F				

NOTE: IFF, the content of the interrupt enable flip-flop, (IFF2), is copied into the P/V flag.

16-BIT LOAD GROUP

Mnemonic	Symbolic Operation	s	z		Fla	ags	P/V	N	С		Opcode 543		Hex	No. of Bytes	No. of M Cycles	No. of T States	Con	nmenti
LD dd, nn	dd ← nn	•	•	X	•	Х	•	•	•	00	dd0 + n →	001		3	3	10	dd	Pair
											+n→						00 01	BC DE
LD IX, nn	IX ← nn	•	•	X	•	X	•	•	•	11	011	101	DD	4	4	14	10	HL
										00	100 ←n→	001	21				11	SP
150											← n →							
LD IY, nn	IY ← nn	•	•	X	•	Х	•	•	•	11	111	101	FD	4	4	14		
										00	← n→	001	21					
LD HL, (nn)	H ← (nn + 1)	•	•	х	•	Х	•	•		00	←n→ 101	010	2A	3	5	16		
	L ← (nn)										←n→ ←n→							
LD dd, (nn)	$dd_H \leftarrow (nn + 1)$ $dd_L \leftarrow (nn)$	•	•	X	•	X	•	•	•	11	101	101	ED	4	6	20		
	40[4- (IIII)									01	dd1 ←n→	011						
											+n→							

NOTE: $(PAIR)_H$, $(PAIR)_L$ refer to high order and low order eight bits of the register pair respectively. e.g., $BC_L = C$, $AF_H = A$.

EXCHANGE, BLOCK TRANSFER, BLOCK SEARCH GROUPS

Mnemonic	Symbolic Operation	s	z		FI	ngs		/ N	С	76	Opcoc 543	ie 210	Hex	No. of Bytes	No. of M Cycles	No. of T States	Comments
EX DE, HL	DE ++ HL	•	•	х	•	x	•	•	•	11	101	011	EB	1	1	4	
EX AF, AF'	AF ↔ AF'	•	•	Х	•	Х	•	•	•	00	001	000	08	1	1	4	
EXX	BC ++ BC' DE ++ DE' HL ++ HL'	•	•	X	•	X	•	•	•	11	011	001	D9	1	1	4	Register bank and auxiliary register bank exchange
EX (SP), HL	H ++ (SP + 1) L ++ (SP)	•	•	X	•	X	•	•	•	11	100	011	E3	1	5	19	o o name
EX (SP), IX	IX _H ++ (SP + 1) IX ₁ ++ (SP)	•	•	X	•	X	•	•	•	11 11	011 100	101 011	DD E3	2	6	23	
EX (SP), IY	IYH ++ (SP+1)	•	•	х	•	х	•		•	11	111	101	FD	2	6	23	
	IYL ↔ (SP)						വ			11	100	011	E3		_		
LDI	(DE) ← (HL) DE ← DE + 1 HL ← HL + 1 BC ← BC - 1	•	•	X	0	X	•	0	•	11 10	101 100	101 000	ED A0	2	4	16	Load (HL) into (DE), increment the pointers and decrement the byte counter
							②										(BC)
LDIR	(DE) ← (HL)	•	•	Х	0	X	0	0	•	11	101	101	ED	2	5	21	If BC ≠ 0
	DE ← DE + 1 HL ← HL + 1 BC ← BC − 1 Repeat until BC = 0									10	110	000	ВО	2	4	16	If BC = 0
							①							÷			
LDD	(DE) ← (HL) DE ← DE – 1 HL ← HL – 1 BC ← BC – 1	•	•	X	0	X		0	•	11 10	101 101	101 000	ED A8	2	4	16	
LDDR	(DE) (HL)	_	_	x	0	х	Õ	^	_		404	404			_	•	****
LDON	DE + DE - 1 HL + HL - 1 BC + BC - 1 Repeat until BC = 0	•	•					U	•	11	101	101 000	ED B8	2 2	5 4	21 16	If BC ≠ 0 If BC = 0
CPI	A - (HL) HL ← HL + 1 BC ← BC - 1	‡	③ ‡	x	*	x	①	1	•	11 10	101 100	101 001	ED A1	2	4	16	

NOTE:

(1) P/V flag is 0 if the result of BC - 1 = 0, otherwise P/V = 1.

(2) P/V flag is 0 only at completion of instruction.

(3) Z flag is 1 if A = HL, otherwise Z = 0.

EXCHANGE, BLOCK TRANSFER, BLOCK SEARCH GROUPS (Continued)

	Symbolic	_	_			ıgs			_		Opcod			No. of	No. of M		
Mnemonic	Operation	5	Z		Н		P/V	N	C	76	543	210	Hex	Bytes	Cycles	States	Comments
			3				1			•							
CPIR	A – (HL)	‡	#	X	‡	X	ŧ	1	•	11	101	101	ED	2	5	21	If BC ≠ 0 and A ≠ (HL)
•	HL ← HL + 1 BC ← BC − 1 Repeat until A = (HL) or									10	110	001	B1	2	4	16	If BC = 0 or A = (HL)
	BC = 0		3				①										
CPD	A - (HL) HL ← HL - 1 BC ← BC - 1	*	•	X	*	X	•	1	•	11 10	101 101	101 001	ED A9	2	4	16	
CPDR	A – (HL)	‡	③ •	X	‡	X	0	1	•	11	101	101	ED	2	5	21	If BC ≠ 0 and A ≠ (HL)
	HL ← HL − 1 BC ← BC − 1 Repeat until A = (HL) or BC = 0									10	111	001	В9	2	4	16	If BC = 0 or A = (HL)

NOTE:

P/V flag is 0 if the result of BC - 1 = 0, otherwise P/V = 1.

P/V flag is 0 only at completion of instruction.

Takes if A = (HL), otherwise Z = 0.

8-BIT ARITHMETIC AND LOGICAL GROUP

Mnemonic	Symbolic Operation	s	z		Fla H	gs	P/V	N	С	76	Opcod 543	9 210	Hex	No. of Bytes	No. of M Cycles	No. of T States	Com	ments
ADD A, r	A←A+r	*	‡	Х	‡	X	٧	0	‡	10	000	ſ		1	1	4	r	Reg.
ADD A, n	A ← A+n	#	#	Х	‡	Х	٧	0		11	000	110		2	2	7	000	В
											←n→						001	C
																	010	D
ADD A, (HL)	A - A+(HL)	‡	‡	Х	‡	Х	٧	0	‡	10	000	110		1	2	7	011	E
ADD A, (IX + c	d) A←A + (IX + d)	#		Х	‡	Х	٧	0	‡	11	011	101	DD	3	5	19	100	H
										10	000	110					101	L
											- d→						111	A
ADD A, (IY+c	d) A ← A + (IY + d)	‡	\$	Х	‡	Х	٧	0	‡	11	111	101	FD	3	5	19		
										10	000	110						
											- d→							
ADC A, s	A - A+s+CY	‡	‡	Χ	‡	Х	٧	0	#		001						s is a	ny of r, n
SUB s	A ← A – s	‡	‡	X	‡	Х	٧	1	\$		010						(HL),	(IX+d),
SBC A, s	A - A-s-CY	‡	‡	Χ	‡	Х	٧	1	‡		011						(IY+	d) as
ANDs	A ← A > s	‡	‡	X	1	Х	Ρ	0	0		100						show	n for AC
OR s	A ← A > s	‡	‡	X	0	Х	Ρ	0	0		110						instru	ction. T
XOR s	A - Aes	‡	‡	Х	0	Х	Ρ	0	0		101						indica	ated bits
CP s	A-s	‡	‡	Х	‡	Х	٧	1	‡		111						repla	ce the
																	000] in the
																	ADD	set abo

PS017801-0602

8-BIT ARITHMETIC AND LOGICAL GROUP (Continued)

	Symbolic		-			ngs					Орсо			No. of	No. of M	No. of T	
Mnemonic	Operation	8	Z		H		PΛ	N	С	76	543	210	Hex	Bytes	Cycles	States	Comments
INC r	r+r+1	‡	‡	х	‡	Х	٧	0	•	00	г	100		1	1	4	
INC (HL)	(HL) ←												•				
	(HL) + 1	#	‡	Х	‡	х	٧	0	•	00	110	100		1	3	11	
INC (IX+d)	(IX + d) ←			X	‡	Х	٧	0	•	11	011	101	DD	3	6	23	
	(IX + d) + 1									00	110	100					
											- -d-	•					
INC (IY+d)	(IY+d) ←		#	X	‡	Х	٧	0	•	11	111	101	FD	3	6	23	
	(IY+d)+1									00	110	100					
											← d-	•					
DEC m	m ← m – 1		*	X	‡	Х	٧	1	•			101					

NOTE: m is any of r, (HL), (IX+d), (IY+d) as shown for INC. DEC same format and states as INC. Replace 100 with 101 in opcode.

GENERAL-PURPOSE ARITHMETIC AND CPU CONTROL GROUPS

Mnemonic	Symbolic Operation	8	z		FI: H	age		V N	С	76	Opcod 543	e 210	Hex	No. of Bytes	No. of M Cycles	No. of T States	Comments
DAA	Ø	‡	*	х	*	Х	Р	•	‡	00	100	111	27	1	1	4	Decimal adjust
CPL	A+A	•	•	· X	1	×	•	1	•	00	101	111	2F	1	1	4	Complement accumulator (one's complement).
NEG	A - 0 - A	‡	‡	Х	‡	Х	٧	1	‡	11	101	101	ED	2	2	8	Negate acc.
										01	000	100	44			-	(two's complement).
CCF	CY + CY	•	•	X	X	X	•	0	‡	00	111	111	3F	1	. 1	4	Complement carry flag.
SCF	CY - 1	•	•	Х	0	Х	•	0	1	00	110	111	37	1	1	4	Set carry flag.
NOP	No operation	•	•	Х	•	Х	•	•	•	00	000	000	00	1	1	4	oot ourly mag.
HALT	CPU halted	•	•	Х		Х	•	•	•	01	110	110	76	1	1	4	
DI ★	IFF ← 0	•	•	X	•	Х	•	•	•	11	110	011	F3	1	1	4	
El ★	IFF ← 1	•	٠	Х	•	Х	•	•	•	11	111	011	FB	1	1	4	
IM O	Set interrupt mode 0	•	•	X	•	X	•	•	•	11 01	101 000	101 110	ED 46	2	2	8	
IM 1	Set interrupt mode 1	•	•	X	•	X	•	•	•	11 01	101 010	101 110	ED 56	2	2	8	
IM 2	Set interrupt mode 2	•	•	X	•	X	•	•	•	11 01	101 011	101 110	ED 5E	2	2	8	

NOTES: @ converts accumulator content into packed BCD following add or subtract with packed BCD operands. IFF indicates the interrupt enable flip-flop.

CY indicates the carry flip-flop.

* indicates interrupts are not sampled at the end of EI or DI.

BIT SET, RESET AND TEST GROUP

Mnemonic	Symbolic Operation	8	z		Fla H	gs	P/V	N	С	76	Opcod 543		Hex	No. of Bytes	No. of M Cycles	No. of T States	Con	nments
BIT b, r	Z←rb	х	‡	Х	1	х	х	0	•	11	001	011	СВ	2	2	8	r	Reg.
										01	b	ſ					000	В
BIT b, (HL)	Z ← (HL) _b	Х	‡	X	1	Х	Х	0	•	11	001	011	CB	2	3	12	001	С
										01	b	110					010	D
BIT b,(IX + d)b	$Z \leftarrow (IX + d)_b$	X	‡	X	1	X	X	0	•	11	011	101	DD	4	5	20	011	E
										11	001	011	CB				100	Н
											- d-	•					101	L
										01	b	110					111	Α
																	b	Bit Tested
BIT b, $(IY + d)_b$	Z ← (IY+d) _b	X	‡	X	1	Х	X	0	•	11	111	101	FD	4	5	20	000	0
										11	001	011	CB				001	1
											- d→	•					010	2
										01	b	110					011	3
SET b, r	r _b ←1	•	•	X	•	Х	•	•	. •	11	001	011	CB	2	2	8	100	4
										11	b	r					101	5
SET b, (HL)	(HL) _b ← 1	•	•	X	•	X	•	•	•	11	001	011	CB	2	4	15	110	6
										11	b	110					111	7
SET b, $(1X + d)$	(IX+d) _b - 1	•	•	X	•	X	•	•	•	11	011	101	DD	4	6	23		
		•								11	001	011	CB					
											-d-	•						
										11	b	110						
SET b, (IY+d)	$(iY+d)_b \leftarrow 1$	•	•	X	•	Х	•	•	•	11	111	101	FD	4	6	23		
										11	001	011	CB					
											+d →	•						
										11	b	110						
RES b, m	m _b ← 0	•	•	X	•	X	•	•	•	10							To fo	kw usiA
	m≡r, (HL),														•			ode replace
	(IX+d), $(IY+d)$			•														of SET b, s
									•									10 Flags
																	and	
																		s for SET
																	instr	uction.

NOTE: The notation m_b indicates location m_s bit b (0 to 7).

JUMP GROUP

Mnemonic	Symbolic Operation	s	z		FI	ag s		۷N	С		Opco 543	ie 210	Hex	No. of Bytes	No. of M Cycles	No. of T States	•	nments
JP nn	PC ← nn	•	•	х	•	Х	•	•	•	11	000	011	СЗ	3	3	10	œ	Condition
											←n-	•					000	NZ (non-zero)
											← n~	•					001	Z (zero)
JP cc, nn	If condition cc		•	Х	•	Χ	•	•	•	11	œ	010		3	3	10	010	NC (non-carry)
	is true PC←nn,										←n-	•					011	C (carry)
	otherwise										← n-	•					100	PO (parity odd)
_	continue																101	PE (parity even)
JR e	PC ← PC+e	•	•	Х	•	Х	•	•	•	00		000	18	2	3	12	110	P (sign positive)
	_									•	-e-2						111	M (sign negiative
JR C, e	#C=0,	•	•	X	•	X	•	•	•	00		000	38	2	2	7	If cor	ndition not met.
	continue									•	-e-2	→						
	HC=1,													2	3	12	If cor	ndition is met.
	PC ← PC+e															•		
JR NC, e	IFC=1,	•	•	Х	•	Х	•	•	•	00			30	2	2	7	If cor	ndition not met.
	continue									•	-e-2	→						
	If C=0,													2	3	12	If cor	ndition is met.
JP Z, e	PC ← PC+e	_	_	v		v								_	_	_		
	continue	•	•	Х	•	X	•	•	•	00		000	28	2	2	7	If cor	ndition not met.
	If Z = 1,									•	-e-2	-		•		40		and the second
	PC←PC+e													2	3	12	IT CO	ndition is met.
	IfZ=1.	_	_	x	_	х	_		_	00	100	000	20	2	2	7	16	
	continue	٠	Ť	^	•	^	٠	•	•		-e-2		20	2	2	′	II COL	ndition not met.
	If Z = 0.									•	6-2			2	3	12	lf aar	ndition is met.
	PC + PC+e													2	3	12	II COI	idition is met.
	PC + HL			¥		Y	•			11	101	001	'E9	1	1	4		
, ,	PC+IX	•					•			11	011	101	DD	2	2	8		
. ()				^		^				11	101	001	E9	-	2	Ü		
JP (IY)	PC ← IY			x		x	•			11	111	101	FD	2	2	8		
,				^	-	^	-	-	-	11	101	001	E9	-	-	U		
DJNZ, e	B ← B – 1			x	•	x		•		00		000	10	2	2	8	If B =	n
=	If B=0,			• •							-e-2		••	-	-	Ū	., 5	-
	continue																	
	lf B≠0,													2	3	13	If B≠	0.
	PC ← PC+e													_	-			

NOTES: e represents the extension in the relative addressing mode.
e is a signal two's complement number in the range < - 126, 129 >.
e - 2 in the opcode provides an effective address of pc + e as PC is incremented by 2 prior to the addition of e.

CALL AND RETURN GROUP

Mnemonic	Symbolic Operation	s	z		Fia H	ags		/N	С	76	Opcod 543		Hex	No. of Bytes	No. of M Cycles	No. of T States	Com	iments
CALL nn	(SP-1)←PC _H	•	•	X	•	Х	•	•	•	11	001	101	CD	3	5	17		
	(SP-2)←PCL										←n →							
O411	PC ← nn,	_		v		v		_	_	44	← n→			•	3	10	16	in falan
CALL CC, nr	If condition cc is false	•	•	Х	•	Х	•	•	•	11	cc ←n→	100		3	3	10	II CC	is false.
	continue,										+n→			3	5	17	lf cc	is true.
	same as CALL nn																	
RET	PC _L ← (SP) PC _H ←(SP+1)	•	•	x	•	X	•	•	•	11	0 01	001	C9	1	3	10		
RET cc	If condition cc is false	•	•	X	•	X	•	•	•	11	cc	000		1	1	5	If cc	is false.
	continue,													/1	3	11	If cc	is true.
	same as RET																cc	Condition
																	000	NZ (non-zero)
																	001	Z (zero)
																	010	NC (non-carry)
RETI	Return from	•	•	Х	•	Х	•	٠	•	11	101	101	ED	2	4	14	011	C (carry)
	interrupt									01	001	101	4D				100	PO (parity odd)
RETN ¹	Return from	•	•	Х	•	Х	•	•	•	11	101	101	ED	2	4	14	101	PE (parity even)
	non-maskable									01	000	101	45				110	P (sign positive)
	interrupt																111	·M (sign negative)
RST p	(SP-1)←PCH	•	٠	Х	•	Х	•	•	•	11	t	111		1	3	11	<u>t</u>	P
	(SP-2)←PCL																000	00H
	PC _H ← 0																0 01	08H
	PC _L ← p																010	10H
																	011	18H
																	100	20H
																	101	28H
																	110	30H
																	111	38H

NOTE: ¹RETN loads IFF2 → IFF1

PIN DESCRIPTIONS

A₀-A₁₅. Address Bus (output, active High, 3-state). A₀-A₁₅ form a 16-bit address bus. The Address Bus provides the address for memory data bus exchanges (up to 64K bytes) and for I/O device exchanges.

BUSACK. Bus Acknowledge (output, active Low). Bus Acknowledge indicates to the requesting device that the CPU address bus, data bus, and control signals MREQ, IORQ, RD, and WR have entered their high-impedance states. The external circuitry can now control these lines.

BUSREQ. Bus Request (input, active Low). Bus Request has a higher priority than NMI and is always recognized at the end of the current machine cycle. BUSREQ forces the CPU address bus, data bus, and control signals MREQ, IORQ, RD, and WR to go to a high-impedance state so that other devices can control these lines. BUSREQ is normally wired-OR and requires an external pullup for these applications. Extended BUSREQ periods due to extensive DMA operations can prevent the CPU from properly refreshing dynamic RAMs.

D₀-D₇. Data Bus (input/output, active High, 3-state). D₀-D₇ constitute an 8-bit bidirectional data bus, used for data exchanges with memory and I/O.

HALT. Halt State (output, active Low). HALT indicates that the CPU has executed a Halt instruction and is awaiting either a nonmaskable or a maskable interrupt (with the mask enabled) before operation can resume. While halted, the CPU executes NOPs to maintain memory refresh.

INT. Interrupt Request (input, active Low). Interrupt Request is generated by I/O devices. The CPU honors a request at the end of the current instruction if the internal software-controlled interrupt enable flip-flop (IFF) is enabled. INT is normally wired-OR and requires an external pullup for these applications.

IORQ. Input/Output Request (output, active Low, 3-state). IORQ indicates that the lower half of the address bus holds a valid I/O address for an I/O read or write operation. IORQ is also generated concurrently with M1 during an interrupt acknowledge cycle to indicate that an interrupt response vector can be placed on the data bus.

M1. Machine Cycle One (output, active Low). M1, together with MREQ, indicates that the current machine cycle is the opcode fetch cycle of an instruction execution. M1, together with IORQ, indicates an interrupt acknowledge cycle.

MREQ. Memory Request (output, active Low, 3-state). MREQ indicates that the address bus holds a valid address for a memory read or memory write operation.

NMI. Non-Maskable Interrupt (input, negative edgetriggered). NMI has a higher priority than INT. NMI is always recognized at the end of the current instruction, independent of the status of the interrupt enable flip-flop, and automatically forces the CPU to restart at location 0066H.

RD. Read (output, active Low, 3-state). RD indicates that the CPU wants to read data from memory or an I/O device. The addressed I/O device or memory should use this signal to gate data onto the CPU data bus.

RESET. Reset (input, active Low). RESET initializes the CPU as follows: it resets the interrupt enable flip-flop, clears the PC and Registers I and R, and sets the interrupt status to Mode 0. During reset time, the address and data bus go to a high-impedance state, and all control output signals go to the inactive state. Note that RESET must be active for a minimum of three full clock cycles before the reset operation is complete.

RFSH. Refresh (output, active Low). RFSH, together with MREQ, indicates that the lower seven bits of the system's address bus can be used as a refresh address to the system's dynamic memories.

WAIT. Wait (input, active Low). WAIT indicates to the CPU that the addressed memory or I/O devices are not ready for a data transfer. The CPU continues to enter a Wait state as long as this signal is active. Extended WAIT periods can prevent the CPU from properly refreshing dynamic memory.

WR. Write (output, active Low, 3-state). WR indicates that the CPU data bus holds valid data to be stored at the addressed memory or I/O location.

PS017801-0602

CPU TIMING

The Z80 CPU executes instructions by proceeding through a specific sequence of operations:

- Memory read or write
- I/O device read or write
- Interrupt acknowledge

The basic clock period is referred to as a T time or cycle, and three or more T cycles make up a machine cycle (M1, M2 or M3 for instance). Machine cycles can be extended either by the CPU automatically inserting one or more Wait states or by the insertion of one or more Wait states by the user.

Instruction Opcode Fetch. The CPU places the contents of the Program Counter (PC) on the address bus at the start of the cycle (Figure 5). Approximately one-half clock cycle later, MREQ goes active. When active, RD indicates that the memory data can be enabled onto the CPU data bus.

The CPU samples the \overline{WAIT} input with the falling edge of clock state T_2 . During clock states T_3 and T_4 of an $\overline{M1}$ cycle, dynamic RAM refresh can occur while the CPU starts decoding and executing the instruction. When the Refresh Control signal becomes active, refreshing of dynamic memory can take place.




Figure 5. Instruction Opcode Fetch

Memory Read or Write Cycles. Figure 6 shows the timing of memory read or write cycles other than an opcode fetch (M1) cycle. The MREQ and RD signals function exactly as in the fetch cycle. In a memory write cycle, MREQ also

becomes active when the address bus is stable. The \overline{WR} line is active when the data bus is stable, so that it can be used directly as an $R\overline{W}$ pulse to most semiconductor memories.





Figure 6. Memory Read or Write Cycles

Input or Output Cycles. Figure 7 shows the timing for an I/O read or I/O write operation. During I/O operations, the CPU automatically inserts a single Wait state (T_{WA}). This

extra Wait state allows sufficient time for an I/O port to decode the address from the port address lines.




T_{WA} = One wait cycle automatically inserted by CPU.

Figure 7. Input or Output Cycles

Interrupt Request/Acknowledge Cycle. The CPU samples the interrupt signal with the rising edge of the last clock cycle at the end of any instruction (Figure 8). When an interrupt is accepted, a special $\overline{\text{M1}}$ cycle is generated.


During this $\overline{\text{M1}}$ cycle, $\overline{\text{IORQ}}$ becomes active (instead of $\overline{\text{MREQ}}$) to indicate that the interrupting device can place an 8-bit vector on the data bus. The CPU automatically adds two Wait states to this cycle.



27

Non-Maskable Interrupt Request Cycle. NMI is sampled at the same time as the maskable interrupt input INT but has higher priority and cannot be disabled under software control. The subsequent timing is similar to that of a normal

memory read operation except that data put on the bus by the memory is ignored. The CPU instead executes a restart (RST) operation and jumps to the $\overline{\text{NMI}}$ service routine located at address 0066H (Figure 9).



^{*}Although NMI is an asynchronous input, to guarantee its being recognized on the following machine cycle, NMI's falling edge must occur no later than the rising edge of the clock cycle preceding the last state of any instruction cycle (T_{LI}).

Figure 9. Non-Maskable Interrupt Request Operation

ABSOLUTE MAXIMUM RATINGS

Voltage on V_{CC} with respect to $V_{SS} \dots -0.3V$ to $+7V$	
Voltages on all inputs with respect	
to V _{SS} – 0.3V to V _{CC} + 0.3V	
Operating Ambient	
Temperature See Ordering Information	
Storage Temperature 65°C to + 150°C	

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

STANDARD TEST CONDITIONS

The DC Characteristics and capacitance sections below apply for the following standard test conditions, unless otherwise noted. All voltages are referenced to GND (0V). Positive current flows into the referenced pin.

Available operating temperature ranges are:


■ S = 0°C to +70°C Voltage Supply Range:

NMOS: +4.75V ≤ VCC ≤ +5.25V CMOS: +4.50V ≤ VCC ≤ +5.50V

■ E= -40° C to 100° C, +4.50V \leq VCC \leq +5.50V

All ac parameters assume a load capacitance of 100 pf. Add 10 ns delay for each 50 pf increase in load up to a maximum of 200 pf for the data bus and 100 pf for address and control lines. AC timing measurements are referenced to 1.5 volts (except for clock, which is referenced to the 10% and 90% points).

The Ordering Information section lists temperature ranges and product numbers. Package drawings are in the Package Information section. Refer to the Literature List for additional documentation.



AC CHARACTERISTICS† (Z84C00/CMOS Z80 CPU)

 V_{cc} =5.0V \pm 10%, unless otherwise specified

				Z84C0004		Z84C0006		Z84C0008		Z84C0010		Z84C0020[1]		Note
No	Symbol	Parameter		Max		Max		Max	Min	Max	Min		OH	:40(6
1	TcC	Clock Cycle time	250	, DC	162	DC	125	DC	100*	DC	50*	DC	nS	
2	TwCh	Clock Pulse width (high)	110	DC	65	DC	55	DC	40	DC	20	DC	nS	
3	TwCi	Clock Pulse width (low)		DC	65	DC	55	DC	40	DC	20	DC	nS	
4	TfC	Clock Fall time		30		20		10		10		10	nS	
5	TrC	Clock Rise time		30		20		10		10		10	nS	
6	TdCr(A)	Address vaild from Clock Rise	i	110		90		80		65		57	nS	[2]
7	TdA(MREQf)	Address valid to /MREQ Fall	65*		35*		20*		5*		-15*		nS	
8	TdCf(MREQf)	Clock Fail to MREQ Fail delay		85		70		60		55		40	nS	
9	TdCr(MREQr)	Clock Rise to /MREQ Rise delay		85		70		60		55		40	nS	
10	TwMREQh	/MREQ pulse width (High)	110*		65*		45**		30*		10*		nS	[3]
	TwMREQI	/MREQ pulse width (low)	220*		132*		100*		75*		25*		nS	[3]
		Clock Fall to MREQ Rise delay		85		70		60		55		40	nS	• •
	TdCf(RDf)	Clock Fall to /RD Fall delay		95		80		70		6 5		40	nS	
	TdCr(RDr)	Clock Rise to /RD Rise delay		85		70		60		55		40	nS	
15	TsD(Cr)	Data setup time to Clock Rise	35		30		30		25		12		nS	
	ThD(RDr)	Data hold time after /RD Rise	0		0		0		0		0		nS	
	TsWAIT(Cf)	WAIT setup time to Clock Fall	70		60		50		20		7.5		nS	
	ThWAIT(Cf)	WAIT hold time after Clock Fall	10		10		10		10		10		nS	
	TdCr(M1f)	Clock Rise to /M1 Fall delay		100		80	•	70		65		4 5	nS	
20	TdCr(M1r)	Clock Rise to /M1 Rise delay		100		80		70		6 5		4 5	nS	
	TdCr(RFSHf)	Clock Rise to /RFSH Fall delay		130		110		95		80		60	nS	
	TdCr(RFSHr)	Clock Rise to /RFSH Rise delay		120		100		85		80		60	nS	
	TdCf(RDr)	Clock Fall to /RD Rise delay		85		70		60		55		40	nS	
	TdCr(RDf)	Clock Rise to /RD Fall delay		85		70		60		5 5		40	nS	
25	TsD(Cf)	Data setup to Clock Fall during												
		M2, M3, M4 or M5 cycles	50		40		30		25		12		nS	
26	TdA(IORQf)	Address stable prior to /IORQ Fall	180*		107*		75*		50*		0*		nS	
27	TdCr(IORQf)	Clock Rise to /IORQ Fall delay		75		65 .		55		50		40	nS	
28	TdCf(IORQr)	Clock Fall to /IORQ Rise delay		85		70		60		55		40 '	nS	
29	TdD(WRf)Mw	Data stable prior to /WR Fall	80*		22*		5*		40 *		-10*		nS	
30	TdCf(WRf)	Clock Fall to /WR Fall delay		80		70	···	60		55		40	nS	
31	TwWR	MR pulse width	220*		132*		100*		75*		25*		nS	
32	TdCf(WRr)	Clock Fall to MR Rise delay		80		70		60		55		40	nS	
33	TdD(WRf)IO	Data stable prior to /WR Fall	-10*		-55*		-55*		-10*		-30*		nS	
34	TdCr(WRf)	Clock Rise to /WR Fall delay		6 5		60		60		50		40	nS	
35	TdWRr(D)	Data stable from MR Rise	60*		30*		15*		10*		0*		nS	
36 '	TdCf(HALT)	Clock Fall to /HALT 'L' or 'H'		300		260		225		90		70	nS	
	TwnM!	/NMI pulse width	80		60		60		60		60		nS	
8	TsBUSREQ	/BUSREQ setup time	50		50		40		30		15		nS	
((Cr)	to Clock Rise												

^{*}For clock periods other than the minimums shown, calculate parameters using the table on the following page. Calculated values above assumed TrC = TfC = 20 ns.

[†]Units in nanoseconds (ns). †† For loading ≥ 50 pf. Decrease width by 10 ns for each additional 50 pf...

^{**4} MHz CMOS Z80 is obsoleted and replaced by 6 MHz




Figure 1. Address Delay Characteristics (Parameter 6)

DC CHARACTERISTICS (Z8400/NMOS Z80 CPU)

All parameters are tested unless otherwise noted.

Symbol	Parameter	Min	Max	Unit	Test Condition
V _{ILC}	Clock Input Low Voltage	-0.3	0.45	v	
V _{IHC}	Clock Input High Voltage	V _{CC} 6	V _{CC} +.3	٧	
V _{IL}	Input Low Voltage	- 0.3	0.8	V	
V _{IH}	Input High Voltage	2.0 ¹	Vcc	V	
VOL	Output Low Voltage		0.4	V	$I_{OL} = 2.0 \text{mA}$
V _{OH}	Output High Voltage	2.4 ¹		٧ .	I _{OH} = -250 μA
lcc.	Power Supply Current	•	200	mA	Note 3
lLi	Input Leakage Current		10	μΑ	$V_{IN} = 0$ to V_{CC}
LO	3-State Output Leakage Current in Float	- 10	10 ²	μA	V _{OUT} = 0.4 to V _C (

For military grade parts, refer to the Z80 Military Electrical Specification.
 A₁₅-A₀. D₇-D₀, MREQ, IORO, RD, and WR.
 Measurements made with outputs floating.

CAPACITANCE

Guaranteed by design and characterization.

Symbol	Parameter	Min	Max	Unit
C _{CLOCK}	Clock Capacitance		35	pf
C _{IN}	Input Capacitance	•	5	pf
C _{OUT}	Output Capacitance		15	pf

NOTES:

T_A = 25°C, f = 1 MHz.
Unmeasured pins returned to ground.

Customer Support

For answers to technical questions about the product, documentation, or any other issues with Zilog's offerings, please visit Zilog's Knowledge Base at http://www.zilog.com/kb.

For any comments, detail technical questions, or reporting problems, please visit Zilog's Technical Support at http://support.zilog.com.

PS017801-0602 Customer Support