

Welcome to [E-XFL.COM](#)

### **[Embedded - Microcontrollers - Application Specific](#): Tailored Solutions for Precision and Performance**

#### **[Embedded - Microcontrollers - Application Specific](#)**

represents a category of microcontrollers designed with unique features and capabilities tailored to specific application needs. Unlike general-purpose microcontrollers, application-specific microcontrollers are optimized for particular tasks, offering enhanced performance, efficiency, and functionality to meet the demands of specialized applications.

#### **[What Are Embedded - Microcontrollers - Application Specific?](#)**

Application specific microcontrollers are engineered to

#### **Details**

Product Status	Active
Applications	Industrial
Core Processor	ARM
Program Memory Type	RAM
Controller Series	-
RAM Size	-
Interface	Ethernet, I <sup>2</sup> C, SPI
Number of I/O	48
Voltage - Supply	0.9V ~ 3.6V
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	196-BGA
Supplier Device Package	196-BGA (15x15)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/mc-10105f1-821-fna-m1-a">https://www.e-xfl.com/product-detail/renesas-electronics-america/mc-10105f1-821-fna-m1-a</a>

## Table of Contents

1.	Pin Functions .....	10
1.1.	List of Pin Functions .....	10
1.1.1.	Host Interface –Parallel Interface .....	10
1.1.2.	Host Interface –SPI slave Interface.....	10
1.1.3.	PROFINET IO Switch .....	11
1.1.4.	Integrated peripherals.....	12
1.2.	Pin Characteristics .....	17
2.	Electrical Specifications.....	21
2.1.	Absolute Maximum Ratings .....	21
2.2.	Operating Conditions .....	22
2.3.	Thermal Characteristics .....	23
2.4.	AC Characteristics .....	24
2.4.1.	Clock Timing .....	24
2.4.2.	I/O timing specification .....	25
2.4.2.1.	JTAG interface timing .....	26
2.4.2.2.	Parallel host interface timing diagrams.....	27
2.4.2.2.1.	Host read from TPS-1 with separate read/write line .....	27
2.4.2.2.2.	Host write to TPS-1 with separate read/write line.....	28
2.4.2.2.3.	Host read from TPS-1 with common read/write line .....	29
2.4.2.2.4.	Host write to TPS-1 with common read/write line.....	30
2.4.2.3	SPI Slave Timing .....	31
2.4.3.	I2C-Bus timing definition .....	32
2.4.3.1.	PHY DC Specifications(100 BASE-TX).....	33
2.4.3.2.	PHY AC Specifications (100BASE-TX).....	34
2.4.4.	Power-up sequence .....	35
2.4.5.	Reset timing .....	36
3.	Package Drawing .....	37
4.	Recommended Soldering Conditions.....	38

## List of Tables

Table 1-1:	Parallel host interface .....	10
Table 1-2:	SPI host interface .....	10
Table1-3:	Status signals of the ETHERNET interface (Port 1/Port2) .....	11
Table 1-4:	Signal lines 100Base-TX interface (Port 1/Port2) .....	11
Table 1-5:	Signal lines 100Base-FX interface (Port 1/Port2) .....	11
Table1-6:	Additional TPS-1 pins .....	11
Table 1-7:	Boot Flash SPI Master Interface .....	12
Table 1-8:	General Purpose I/O pin functions .....	13
Table 1-9:	Status LEDs PROFINET IO.....	14
Table 1-10:	I2C interface lines .....	14
Table 1-11:	Boot UART lines.....	14
Table 1-12:	Interrupt signals .....	14
Table 1-13:	Watchdog signals .....	15
Table 1-14:	JTAG interface pin definition.....	15
Table 1-15:	Supply Voltage Circuitry .....	15
Table 1-16:	Signal characteristics.....	17
Table 2-1:	Absolute Maximum Ratings.....	21
Table 2-2:	Recommended Operating Conditions (supply voltages) .....	22
Table 2-3:	Recommended Operating Conditions (input / output level).....	22
Table 2-4:	TPS-1 power consumption overview .....	22
Table 2-5:	Thermal Characteristics of the Package .....	23
Table 2-6:	Clock AC Characteristics (using a crystal) .....	24
Table 2-7:	Clock AC Characteristics (using an external oscillator).....	23
Table 2-8:	Timing JTAG interface .....	26
Table 2-9:	Host read with separate read/write line .....	27
Table 2-10:	Host write with separate read/write line .....	28
Table 2-11:	Host read with common read/write line .....	29
Table 2-12:	Host write with common read/write line .....	30
Table 2-13:	SPI Slave Timing .....	30
Table 2-14:	Characteristics of the SCL and SDA lines .....	31
Table 2-15:	PHY DC Specification .....	32
Table 2-16:	PHY AC Timing .....	33
Table 2-17:	Signals for Power-Up .....	34
Table 2-18:	Signals for Reset Timing .....	35
Table 4-1:	Recommended soldering conditions.....	37

## 1. Pin Functions

### 1.1. List of Pin Functions

#### 1.1.1. Host Interface –Parallel Interface

**Table 1-1: Parallel host interface**

Pin Name	I/O	Function	Remarks	Alternate Function
LBU_WR_EN_IN	I	Write Control	Active low (Intel mode)	GPIO_0
			0:write; 1:read (Motorola mode)	
LBU_READ_EN_IN	I	Read Control	Active low (Intel mode)	GPIO_1
			No function (Motorola mode)	
LBU_CS_IN	I	Chip Select		GPIO_2
LBU_BE_1_IN	I	Byte Select 1		GPIO_3
LBU_BE_2_IN	I	Byte Select 2		GPIO_4
LBU_READY_OUT	O	Ready Signal	Polarity configurable	GPIO_5
LBU_DATA(15:0)	I/O	data line 0 – 15		GPIO_(21:6)
LBU_A(13:0)_IN	I	Address lines 0 - 13		GPIO_(35:22)
LBU_SEG0_IN	I	Low Bit of the segment select	Page selection	GPIO_36
LBU_SEG1_IN	I	High Bit of the segment select	Page selection	GPIO_37

#### 1.1.2. Host Interface –SPI slave Interface

**Table 1-2: SPI host interface**

Pin Name	I/O	Function	Remarks	Alternate Function
HOST_RESET_IN	I	Serial Reset	The SPI Slave interface can be reset by using this signal. (signal is active high)	GPIO_38
HOST_SFRN_IN	I	Serial Frame	The start of a new SPI transfer is signaled.	GPIO_39
HOST_SRXD_IN	I	Serial Data Input	MOSI (Master out Slave in)	GPIO_40
HOST_SCLK_IN	I	Serial Clock Input	Serial Clock driven by the SPI Master	GPIO_41
HOST_STXD_OUT	O	Serial Data Output	MISO (Master in Slave out)	GPIO_42
HOST_SHDR_OUT	O	Serial Header Information	header information available	GPIO_43

**Table 1-12: Interrupt signals**

Pin Name	I/O	Function	Remark
INT_OUT	O	Interrupt output (to the Host)	Interrupt to host can be generated by a configurable set of internal TPS-1 events (active high).

**Table 1-13: Watchdog signals**

Pin Name	I/O	Function	Remark
WD_IN	I	Watchdog Input (from the Host)	This signal triggers the TPS-1 watchdog that monitors the Host CPU. A rising edge of this signal restarts the watchdog counter (active high).
WD_OUT	O	Watchdog Output (to the Host)	This signal is set when a watchdog trigger of the TPS-1 occurs (active low).

**Table 1-14: JTAG interface pin definition**

Pin Name	I/O	Function	Remark
TRSTN	I	Test Reset	JTAG Reset. Input: Reset signal of the target port. External pull-down (4.7KΩ to GND)
TMS	I	Test Mode Select	JTAG interface is activated from the debug unit. pull-up (4.7KΩ to V <sub>DD</sub> )
TDO	O	Test Data Output	can be left open
TCK	I	Test Clock	JTAG clock signal to the TPS-1. It is recommended that this pin is set to a defined state on the target board. External pull-up (4.7KΩ to V <sub>DD</sub> )
TDI	I	Test Data Input	External pull-up(4.7KΩ to V <sub>DD</sub> )

**Table 1-15: Supply Voltage Circuitry**

Pin Name	Function	Supply Voltage Generation
P(2:1)VDDARXTX	Analog port RX/TX power supply, 1.5 V (PHY port 2:1)	Must be generated from VDD15 via a filter.
VDDAPLL	Analog central power supply, 1.5 V (PHY)	
VDDACB	Analog central power supply, 3.3 V (PHY)	Must be generated from VDD33 via a filter.
VDD33ESD	Analog test power supply, 3.3 V (PHY)	
VSSAPLLCB	Analog central GND (PHY)	Must be generated from GND Core/IO via a filter or connected to GND Core/IO at the far end from TPS-1.
VDDQ_PECL_B(2:1)	PECL buffer power supply 3.3 V (port 1 and port 2)	
PLL_AGND	Analog Ground for the internal CPU clock generation	
PLL_AVDD	Power supply for the internal CPU clock generation (1.0V)	
GND	Digital GND	
AGND	Analog Ground for PHYs	
VDD33	Voltage Supply 3.3 V (external)	
VDD15	Voltage Supply 1.5 V from Switching Regulator or external	
VDD10	Voltage Supply 1.0 V (external)	
AGND_REG	Analog Ground for switching regulator.	

## 1.2. Pin Characteristics

Table 1-16: Signal characteristics

Pin Name	I/O	Input type	Output type	Pull up / down	Pull up / down	Capacity load (pF)	Drive capability	
				internal	external		$I_{OH}$	$I_{OL}$
<b>SPI-Master for Flash ROM</b>								
CS_FLASH_OUT	O	-	3.3V CMOS	-		30	6 mA	6 mA
SPI3_SCLK_OUT	O	-	3.3V CMOS	-		30	6 mA	6 mA
SPI3_SRXD_IN	I	Schmitt	3.3V CMOS	-		-	-	-
SPI3_STXD_OUT	O	-	3.3V CMOS	-		30	6 mA	6 mA
<b>Synchronization signals</b>								
TEST_SYNC	O	-	3.3V CMOS	-		30	6 mA	6 mA
T1	O	-	3.3V CMOS	-		30	6 mA	6 mA
T2	O	-	3.3V CMOS	-		30	6 mA	6 mA
T3	O	-	3.3V CMOS	-		30	6 mA	6 mA
T4	O	-	3.3V CMOS	-		30	6 mA	6 mA
T5	O	-	3.3V CMOS	-		30	6 mA	6 mA
T6	O	-	3.3V CMOS	-		30	6 mA	6 mA
<b>LED signals for PROFINET IO status</b>								
LED_BF_OUT	O	-	3.3V CMOS	-		30	6 mA	6 mA
LED_SF_OUT	O	-	3.3V CMOS	-		30	6 mA	6 mA
LED_READY_OUT	O	-	3.3V CMOS	-		30	6 mA	6 mA
LED_MT_OUT	O	-	3.3V CMOS			30	6 mA	6 mA
<b>PHY Port 1</b>								
I2C_1_D_INOUT	I/O	Schmitt	3.3V CMOS	-		30	6 mA	6 mA
SCLK_1_INOUT	I/O	Schmitt	3.3V CMOS	-		30	6 mA	6 mA
LINK_PHY1	O	-	3.3V CMOS	-		30	6 mA	6 mA
ACT_PHY1	O	-	3.3V CMOS	-		30	6 mA	6 mA
P1_TX_P	O	-	Analog	-		-	-	-
P1_TX_N	O	-	Analog	-		-	-	-
P1_RX_P	I	-	Analog	-		-	-	-
P1_RX_N	I	-	Analog	-		-	-	-
P1_SD_P	I	PECL	-	-		-	-	-
P1_SD_N	I	PECL	-	-		-	-	-
P1_RD_P	I	PECL	-	-		-	-	-
P1_RD_N	I	PECL	-	-		-	-	-
P1_TD_OUT_P	O	-	3.3V CMOS	-		-	12 mA	12 mA
P1_TD_OUT_N	O	-	3.3V CMOS	-		-	12 mA	12 mA
P1_FX_EN_OUT	O	-	3.3V CMOS	-		30	12 mA	12 mA
<b>PHY Port 2</b>								
I2C_2_D_INOUT	I/O	Schmitt	3.3V CMOS	-		30	6 mA	6 mA
SCLK_2_INOUT	I/O	Schmitt	3.3V CMOS	-		30	6 mA	6 mA
LINK_PHY2	O	-	3.3V CMOS	-		30	6 mA	6 mA
ACT_PHY2	O	-	3.3V CMOS	-		30	6 mA	6 mA
P2_TX_P	O	-	Analog	-		-	-	-
P2_TX_N	O	-	Analog	-		-	-	-
P2_RX_P	I	-	Analog	-		-	-	-
P2_RX_N	I	-	Analog	-		-	-	-
P2_SD_P	I	PECL	-	-		-	-	-
P2_SD_N	I	PECL	-	-		-	-	-
P2_RD_P	I	PECL	-	-		-	-	-
P2_RD_N	I	PECL	-	-		-	-	-
P2_TD_OUT_P	O	-	3.3V CMOS	-		-	12 mA	12 mA

Pin Name	I/O	Input type	Output type	Pull up / down	Pull up / down	Capacity load (pF)	Drive capability	
				internal	external		$I_{OH}$	$I_{OL}$
P2_TD_OUT_N	O	-	3.3V CMOS	-		-	12 mA	12 mA
P2_FX_EN_OUT	O	-	3.3V CMOS	-		30	12 mA	12 mA
<b>Oscillator</b>								
XCLK1	I	Osc. in	-	-		-	-	-
XCLK2	O	Osc. Out	-	-		25	6 mA	6 mA
<b>JTAG – Interface</b>								
TM0	I	Schmitt		Pull-up 50 kΩ	Pull-down 1 kΩ	-	-	-
TM1	I	Schmitt	-		Pull-down 1 kΩ	-	-	-
TRSTN	I	Schmitt	3.3V CMOS	-	Pull-down 4.7 kΩ	-	-	-
TMS	I	Schmitt	3.3V CMOS	-	Pull-up 4.7 kΩ	-	-	-
TDO	O	-	3.3V CMOS	-	-	30	6 mA	6 mA
TCK	I	Schmitt	3.3V CMOS	-	Pull-up 4.7 kΩ	-	-	-
TDI	I	Schmitt	3.3V CMOS		Pull-up 4.7 kΩ	-	-	-
<b>Reset / Test</b>								
RESETN	I	Schmitt	3.3V CMOS	-		-	-	-
ATP	IO		-	-		-	-	-
EXTRES	IO	Analog	-	-		-	-	-
TMC1	I		3.3V CMOS	pull-down (50 kΩ)		-	-	-
TMC2	I		3.3V CMOS	pull-down (150 kΩ)		-	-	-
TEST_1_IN	I	Schmitt	3.3V CMOS	pull-down (50 kΩ)		-	-	-
TEST_2_IN	I	Schmitt	3.3V CMOS	pull-down (50 kΩ)		-	-	-
TESTDOUT5	O		3.3V CMOS	-		-	12 mA	12 mA
TESTDOUT6	O		3.3V CMOS	-		-	12 mA	12 mA
TESTDOUT7	O		3.3V CMOS	-		-	12 mA	12 mA
<b>Host interface</b>								
WD_IN	I	Schmitt	3.3V CMOS	-		-	-	-
WD_OUT	O	-	3.3V CMOS	-		30	6 mA	6 mA
INT_OUT	O	-	3.3V CMOS	-		30	6 mA	6 mA
<b>Boot interface (serial)</b>								
UART6_TX	O	-	3.3V CMOS	-		30	6 mA	6 mA
UART6_RX	I	Schmitt	3.3V CMOS	-		-	6 mA	6 mA
BOOT_1	I	Schmitt	-	pull-down (50 kΩ)		-	-	-
<b>Test signals – switching regulator</b>								
TEST1	I	-	-	-	see note 1	-	-	-
TEST2	I	-	-	-	see note 1	-	-	-
TEST3	I	-	-	-	see note 1	-	-	-
<b>Power Supplies</b>								
GND	-	-	-	-		-	-	-
VDD33	-	-	-	-		-	-	-

Pin Name	I/O	Input type	Output type	Pull up / down	Pull up / down	Capacity load (pF)	Drive capability	
				internal	external		$I_{OH}$	$I_{OL}$
GPIO_30	I/O	Schmitt	3.3V CMOS	-	see note 2	30	6 mA	6 mA
GPIO_31	I/O	Schmitt	3.3V CMOS	-	see note 2	30	6 mA	6 mA
GPIO_32	I/O	Schmitt	3.3V CMOS	-	see note 2	30	6 mA	6 mA
GPIO_33	I/O	Schmitt	3.3V CMOS	-	see note 2	30	6 mA	6 mA
GPIO_34	I/O	Schmitt	3.3V CMOS	-	see note 2	30	6 mA	6 mA
GPIO_35	I/O	Schmitt	3.3V CMOS	-	see note 2	30	6 mA	6 mA
GPIO_36	I/O	Schmitt	3.3V CMOS	-	see note 2	30	6 mA	6 mA
GPIO_37	I/O	Schmitt	3.3V CMOS	-	see note 2	30	6 mA	6 mA
GPIO_38	I/O	Schmitt	3.3V CMOS	-	see note 2	30	6 mA	6 mA
GPIO_39	I/O	Schmitt	3.3V CMOS	-	see note 2	30	6 mA	6 mA
GPIO_40	I/O	Schmitt	3.3V CMOS	-	see note 2	30	6 mA	6 mA
GPIO_41	I/O	Schmitt	3.3V CMOS	-	see note 2	30	6 mA	6 mA
GPIO_42	I/O	Schmitt	3.3V CMOS	-	see note 2	30	6 mA	6 mA
GPIO_43	I/O	Schmitt	3.3V CMOS	-	see note 2	30	6 mA	6 mA
GPIO_44	I/O	Schmitt	3.3V CMOS	-	see note 2	30	6 mA	6 mA
GPIO_45	I/O	Schmitt	3.3V CMOS	-	see note 2	30	6 mA	6 mA
GPIO_46	I/O	Schmitt	3.3V CMOS	-	see note 2	30	6 mA	6 mA
GPIO_47	I/O	Schmitt	3.3V CMOS	-	see note 2	30	6 mA	6 mA

Note 1: These pins (TEST(3:1)) must not be left open. For the required connection please consult the TPS-1 User Manual.

Note 2: The GPIO pins GPIO\_00 to GPIO\_47 can be configured as diagnosis input lines (local IO mode). The GPIO pins are configured into groups of 8 bit. Unused diagnosis inputs must have a pull-down or pull-up resistor (depending on customer's design). A missing termination can cause undefined diagnosis.

Note 3: Generally unused GPIO pins should be pulled up (10 kΩ to VDD33). From PROFINET stack version V1.4 onwards all unused GPIOs should be left open, because the stack will configure them to outputs. This does not apply to pins handled in note 2.

#### Abbreviations:

I	Input
O	Output
I/O	Input/Output

## 2. Electrical Specifications

### 2.1. Absolute Maximum Ratings

**Table 2-1: Absolute Maximum Ratings**

Parameter		Symbol	Rating	Unit
Power supply for core		VDD10	-0.5 to +1.4	V
Power supply for IO		VDD33	-0.5 to +4.6	V
Power supply for PHYs		VDD15	-0.5 to +2.0	V
Analog power supply for PLL		PLL_AVDD	-0.5 to +1.4	V
Analog central 3.3V supply for PHYs		VDDACB	-0.5 to +4.6	V
Analog central 1.5V supply for PHYs		VDDAPLL	-0.5 to +2.0	V
Analog Rx/Tx port power supply		P(2:1)VDDARXTX	-0.5 to +2.0	V
PECL buffer power supply PHY 1		VDDQ_PECL_B1	-0.5 to +4.6	V
PECL buffer power supply PHY 2		VDDQ_PECL_B2	-0.5 to +4.6	V
Analog test supply		VDD33ESD	-0.5 to +4.6	V
Input voltage	3.3V CMOS $V_I < VDD + 0.5V$	$V_I$	-0.5 to +4.6	V
Operating temperature		$T_J$	-40 to + 125	°C
Storage temperature		$T_{STG}$	-65 to + 150	°C

Caution: Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter.

That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded. The ratings and conditions indicated for DC characteristics and AC characteristics represent the quality assurance range during normal operation.

### 2.3. Thermal Characteristics

**Table 2-5: Thermal Characteristics of the Package**

Parameter	Symbol	Airflow (m/s)				Unit
		0	0.2	1	2	
Thermal resistance junction to ambient <sup>Note1</sup>	$\Theta_{ja}$	21.99	20.91	18.86	17.80	K/W
Thermal resistance junction to top center of the package surface <sup>Note1</sup>	$\Psi_{jt}$	0.12	0.17	0.31	0.37	K/W
Thermal resistance junction to case <sup>Note2</sup>	$\Theta_{jc}$	7.38				K/W

Note 1. The parameters are valid, if no heat sink is used and PCB with 4 layers and massive ground and power planes.

2. The parameter is valid, if a heat sink is used.


## 2.4. AC Characteristics

### 2.4.1. Clock Timing

**Table 2-6: Clock AC Characteristics (using a crystal)**

Parameter	Symbol	MIN.	TYP.	MAX.	Unit
Oscillator clock frequency (XCLK1, Pin N11) XCLK2, Pin P11) <sup>Note 1</sup>	$f_C$	-	25	-	MHz
Frequency tolerance	$f_{tol}$	-50 ppm	-	+ 50 ppm	
EXTAL clock cycle time	$T_{EXcyc}$	-	40	-	ns
EXTAL clock rising time <sup>Note 2</sup>	$t_{EXr}$	0	-	4	ns
EXTAL clock falling time <sup>Note 2</sup>	$t_{EXf}$	0	-	4	ns
Input capacity (incl. package), XCLK1, N11	$C_{IN}$	-	4.2	-	pF
Output capacity (incl. package), XCLK2, P11	$C_{OUT}$	3	4	5	pF
High level input voltage	$V_{IH}$	2.0	-	-	V
Low level input voltage	$V_{IL}$	-	-	0.8	V
JTAG clock frequency	-	-	-	20	MHz

Notes: 1. See TPS-1 User's Manual: Hardware () for recommended XTAL  
 2. Input voltage rising from 10% to 90% or falling from 90% to 10% of its nominal value.



**Figure 2-1: Clock Waveforms**

**Table 2-7: Clock AC Characteristics (using an external oscillator)**

Parameter	Symbol	MIN.	TYP.	MAX.	Unit
External clock source frequency	$f_{IN}$	-	25	-	MHz
Frequency tolerance <sup>Note 1</sup>	$f_{tol}$	-50 ppm	-	+ 50 ppm	
XCLK1 high level voltage	$V_{IH}$	2	3.3	VDDACB	V
XCLK1 low level voltage	$V_{IL}$	0	-	0.8	V
XCLK1 rise or fall time	$t_{RFC}$	0	1	4	ns
XCLK1 high or low time <sup>Note 2</sup>	$t_w$	16	20	24	pF
XCLK1 jitter tolerance	$t_{JIT}$	-	20	-	ps (RMS)
XCLK1 duty cycle	$DuCy$	40	50	60	%

Notes: 1. The specified frequency tolerance must be maintained over all lifetime and temperature.  
 2.  $t_w$  was calculated at  $f_{IN(TYP)}=25$  MHz, e.g.  $t_w(MIN) = 10 * (DuCy(MIN) / f_{IN(TYP)})$

### 2.4.2.1. JTAG interface timing

**Table 2-8: Timing JTAG interface**

Signal	Input		Output		Unit	Clock	Notes
	Setup time (T <sub>IS</sub> min.)	Hold time (T <sub>IH</sub> min.)	Valid delay (T <sub>OV</sub> max.)	Hold time (T <sub>OH</sub> min.)			
TRSTN	8	0			ns	TCK	
TMS	8	0			ns	TCK	
TDI	8	0			ns	TCK	
TCK	-	-	-	-	-	-	Note 2
TDO			10	2	ns	TCK	Note 1

Note 1: Minimum hold time is measured with 10 pF load and maximum valid Delay is measured with 30 pF load.

2: For TCK a maximum speed of 20 MHz is allowed.

### 2.4.2.2.2. Host write to TPS-1 with separate read/write line

(LBU\_READY\_OUT active low)

$T_A = -40 \text{ to } +85^\circ\text{C}$ ;  $V_{DD15} = 1.35 \text{ V } \sim 1.65 \text{ V}$ ;  $V_{DD33} = 3.0 \text{ V } \sim 3.6 \text{ V}$

Table 2-10: Host write with separate read/write line

Parameter	Symbol	Condition	MIN.	MAX.	Unit
Chip select asserted to write pulse asserted delay	$t_{CSWS}$	-	0	-	ns
Address valid to write pulse asserted setup time	$t_{AWS}$	-	0	-	ns
Write pulse asserted to ready enabled delay	$t_{WRE}$	-	5	12	ns
Write pulse asserted to data valid delay	$t_{WDV}$	-	-	40	ns
Write pulse deasserted to chip select deasserted delay	$t_{WCSH}$	-	0	-	ns
Address hold time after write strobe deasserted	$t_{WAH}$	-	0	-	ns
Ready asserted to write pulse deasserted delay	$t_{RTW}$	-	0	-	ns
Data hold time after write pulse deasserted	$t_{WDH}$	-	0	-	ns
Write recovery time	$t_{WR}$	-	25	-	ns




Figure 2-5: Host write with separate read/write line


#### 2.4.2.2.4. Host write to TPS-1 with common read/write line

(LBU\_READY\_OUT active low)

$T_A = -40 \text{ to } +85^\circ\text{C}$ ;  $V_{DD15} = 1.35 \text{ V } \sim 1.65 \text{ V}$ ;  $V_{DD33} = 3.0 \text{ V } \sim 3.6 \text{ V}$

**Table 2-12: Host write with common read/write line**

Parameter	Symbol	Condition	MIN.	MAX.	Unit
Write signal deasserted to chip select asserted setup time	$t_{WCS}$	-	2	-	ns
Address valid to chip select asserted setup time	$t_{ACS}$	-	0	-	ns
Chip select asserted to ready enabled delay	$t_{CRE}$	-	5	12	ns
Chip select asserted to data valid delay	$t_{CDV}$	-	-	40	ns
Write signal deasserted to chip select deasserted hold time	$t_{CWH}$	-	0	-	ns
Address hold time after chip select deasserted	$t_{CAH}$	-	0	-	ns
Ready asserted to chip select deasserted delay	$t_{RTC}$	-	0	-	ns
Chip select deasserted to data invalid hold time	$t_{CDH}$	-	0	-	ns
Read recovery time	$t_{WR}$	-	25	-	ns




**Figure 2-7: Host write with common read/write line**

### 2.4.2.3 SPI Slave Timing

$T_A = -40 \text{ to } +85^\circ\text{C}$ ;  $V_{DD15} = 1.35 \text{ V } \sim 1.65 \text{ V}$ ;  $V_{DD33} = 3.0 \text{ V } \sim 3.6 \text{ V}$

**Table 2-13: SPI Slave Timing**

Parameter	Symbol	Condition	Min.	Max.	Unit
SPI clock	$t_{cl}$	-	40	-	ns
Setup time	$t_{su}$	-	13	-	ns
Hold time	$t_h$	-	13	-	ns



**Figure 2-8: SPI Slave Timing**


### 2.4.3.1. PHY DC Specifications(100 BASE-TX)

$T_A = -40$  to  $+85^\circ\text{C}$ ,  $\text{AVDD33} = 3.0$  to  $3.6\text{V}$ ,  $\text{AVDD15} = 1.35$  to  $1.65\text{V}$ ,  $\text{DVDD} = 1.35$  to  $1.65\text{V}$

**Table 2-15: PHY DC Specification**

Parameter	Symbol	Min.	Typ.	Max.	Unit
TX Output, High Level Differential Signal, TXP/TXN	$V_{OUTH}$	0.95		1.05	V
TX Output, Low Level Differential Signal, TXP/TXN	$V_{OUTL}$	-0.95		-1.05	V
TX Output, Mid. Level Differential Signal, TXP/TXN	$V_{OUTM}$	-0.05		+0.05	V
TX Output, Overshoot Differential Signal, TXP/TXN	$V_{OVS}$	0		5	%

These specifications are complying with ANSI/IEEE 802.3 Std.



**Figure 2-10: PHY DC Specification**


### 2.4.3.2. PHY AC Specifications (100BASE-TX)

$T_A = -40$  to  $+85^\circ\text{C}$ ,  $\text{AVDD33} = 3.0$  to  $3.6\text{V}$ ,  $\text{AVDD15} = 1.35$  to  $1.65\text{V}$ ,  $\text{DVDD} = 1.35$  to  $1.65\text{V}$

**Table 2-16: PHY AC Timing**

Parameter	Symbol	Min.	Typ.	Max.	Unit
Rise time and fall time, TXP/TXN	$t_r, t_f$	3		5	ns
Duty cycle distortion, TXP/TXN				0.5	ns
Transmit Jitter, TXP/TXN				1.4	ns



These specifications are complying with ANSI/IEEE 802.3 Std.



**Figure 2-11: PHY AC Specification**

### 3. Package Drawing

#### 196-PIN PLASTIC BGA(15x15)



(UNIT:mm)	
ITEM	DIMENSIONS
D	15.00±0.10
E	15.00±0.10
w	0.30
A	1.61±0.20
A1	0.50±0.10
A2	1.11
e	1.00
b	0.60±0.10
x	0.10
y	0.15
y1	0.35
ZD	1.00
ZE	1.00

P196F1-100-FNA

Figure 3-1: 196-ball FPBGA Package Drawing

#### Package:

Package	FPBGA 196 Pins
Ball Pitch	1.0 mm Pitch
Dimensions	15 mm * 15 mm

## 4. Recommended Soldering Conditions

Solder this product under the following recommended conditions.

For details of the recommended soldering conditions, refer to the information document.

Renesas Semiconductor Package Mount Manual, (Rev.5.0, Feb 2015) (R50ZZ0003EJ0500)

The applied standard is "IR60-107-3".

**Table 4-1: Recommended soldering conditions**

Condition Symbol	Soldering Conditions
IR60	Package peak temperature: 260°C, Time: 60 seconds max. (at 220°C or higher).
-107	Exposure limit: 7 days <sup>Note</sup> (after that, prebake at 125°C for 20 to 72 hours).
-3	Count: Three times or less.

Note: After opening the dry pack, store it at 25°C or less and 65% RH or less for the allowable storage period.

## Instructions for the use of product

In this section, the precautions are described for over whole of CMOS device.

Please refer to this manual about individual precaution.

When there is a mention unlike the text of this manual, a mention of the text takes first priority

### 1. Handling of Unused Pins

Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.

- The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.

### 2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

- The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.

In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.

In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

### 3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

- The reserved addresses are provided for the possible future expansion of functions. Do not access these addresses; the correct operation of LSI is not guaranteed if they are accessed.

### 4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

- When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.

## Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
  2. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
  3. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
  4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product.
  5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
- "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots etc.
- "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; and safety equipment etc.
- Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics.
6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
  7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or systems manufactured by you.
  8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
  9. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you

**SALES OFFICES****Renesas Electronics Corporation**
<http://www.renesas.com>
**Renesas Electronics America Inc.**

2880 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A.  
 Tel: +1-408-588-6000, Fax: +1-408-588-6130

**Renesas Electronics Canada Limited**

1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada  
 Tel: +1-905-898-5441, Fax: +1-905-898-3220

**Renesas Electronics Europe Limited**

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.  
 Tel: +44-1628-651-700, Fax: +44-1628-651-804

**Renesas Electronics Europe GmbH**

Arcadiastrasse 10, 40472 Düsseldorf, Germany  
 Tel: +49-211-65030, Fax: +49-211-6503-1327

**Renesas Electronics (China) Co., Ltd.**

7th Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China  
 Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

**Renesas Electronics (Shanghai) Co., Ltd.**

Unit 204, 205, AZIA Center, No.1233 Lujiazui Ring Rd., Pudong District, Shanghai 200120, China  
 Tel: +86-21-5877-1818, Fax: +86-21-6887-7858 / -7898

**Renesas Electronics Hong Kong Limited**

Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong  
 Tel: +852-2886-9318, Fax: +852 2886-9022/9044

**Renesas Electronics Taiwan Co., Ltd.**

13F, No. 363, Fu Shing North Road, Taipei, Taiwan  
 Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

**Renesas Electronics Singapore Pte. Ltd.**

80 Bendemeer Road, Unit #06-02 Hyflux Innovation Centre Singapore 339949  
 Tel: +65-6213-0200, Fax: +65-6213-0300

**Renesas Electronics Malaysia Sdn.Bhd.**

Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia  
 Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

**Renesas Electronics Korea Co., Ltd.**

11F., Samik Lavied' or Bldg., 720-2 Yeoksam-Dong, Kangnam-Ku, Seoul 135-080, Korea  
 Tel: +82-2-558-3737, Fax: +82-2-558-5141

© 2012-2015 Renesas Electronics Corporation. All rights reserved