



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	25MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, HLVD, POR, PWM, WDT
Number of I/O	25
Program Memory Size	48KB (24K x 16)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	3.8K x 8
Voltage - Supply (Vcc/Vdd)	4.2V ~ 5.5V
Data Converters	A/D 10x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Through Hole
Package / Case	28-DIP (0.300", 7.62mm)
Supplier Device Package	28-SPDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f2525-e-sp

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

2.4 RC Oscillator

For timing insensitive applications, the "RC" and "RCIO" device options offer additional cost savings. The actual oscillator frequency is a function of several factors:

- supply voltage
- values of the external resistor (REXT) and capacitor (CEXT)
- operating temperature

Given the same device, operating voltage and temperature and component values, there will also be unit-to-unit frequency variations. These are due to factors such as:

- normal manufacturing variation
- difference in lead frame capacitance between package types (especially for low CEXT values)
- variations within the tolerance of limits of REXT and CEXT

In the RC Oscillator mode, the oscillator frequency divided by 4 is available on the OSC2 pin. This signal may be used for test purposes or to synchronize other logic. Figure 2-5 shows how the R/C combination is connected.



The RCIO Oscillator mode (Figure 2-6) functions like the RC mode, except that the OSC2 pin becomes an additional general purpose I/O pin. The I/O pin becomes bit 6 of PORTA (RA6).



2.5 PLL Frequency Multiplier

A Phase Locked Loop (PLL) circuit is provided as an option for users who wish to use a lower frequency oscillator circuit or to clock the device up to its highest rated frequency from a crystal oscillator. This may be useful for customers who are concerned with EMI due to high-frequency crystals or users who require higher clock speeds from an internal oscillator.

2.5.1 HSPLL OSCILLATOR MODE

The HSPLL mode makes use of the HS Oscillator mode for frequencies up to 10 MHz. A PLL then multiplies the oscillator output frequency by 4 to produce an internal clock frequency up to 40 MHz. The PLLEN bit is not available in this oscillator mode.

The PLL is only available to the crystal oscillator when the FOSC3:FOSC0 Configuration bits are programmed for HSPLL mode (= 0110).





2.5.2 PLL AND INTOSC

The PLL is also available to the internal oscillator block in selected oscillator modes. In this configuration, the PLL is enabled in software and generates a clock output of up to 32 MHz. The operation of INTOSC with the PLL is described in **Section 2.6.4 "PLL in INTOSC Modes**".

2.6 Internal Oscillator Block

The PIC18F2525/2620/4525/4620 devices include an internal oscillator block which generates two different clock signals; either can be used as the microcontroller's clock source. This may eliminate the need for external oscillator circuits on the OSC1 and/or OSC2 pins.

The main output (INTOSC) is an 8 MHz clock source, which can be used to directly drive the device clock. It also drives a postscaler, which can provide a range of clock frequencies from 31 kHz to 4 MHz. The INTOSC output is enabled when a clock frequency from 125 kHz to 8 MHz is selected.

The other clock source is the Internal RC oscillator (INTRC), which provides a nominal 31 kHz output. INTRC is enabled if it is selected as the device clock source; it is also enabled automatically when any of the following are enabled:

- Power-up Timer
- Fail-Safe Clock Monitor
- Watchdog Timer
- Two-Speed Start-up

These features are discussed in greater detail in **Section 23.0 "Special Features of the CPU"**.

The clock source frequency (INTOSC direct, INTRC direct or INTOSC postscaler) is selected by configuring the IRCF bits of the OSCCON register (page 30).

2.6.1 INTIO MODES

Using the internal oscillator as the clock source eliminates the need for up to two external oscillator pins, which can then be used for digital I/O. Two distinct configurations are available:

- In INTIO1 mode, the OSC2 pin outputs Fosc/4, while OSC1 functions as RA7 for digital input and output.
- In INTIO2 mode, OSC1 functions as RA7 and OSC2 functions as RA6, both for digital input and output.

2.6.2 INTOSC OUTPUT FREQUENCY

The internal oscillator block is calibrated at the factory to produce an INTOSC output frequency of 8.0 MHz.

The INTRC oscillator operates independently of the INTOSC source. Any changes in INTOSC across voltage and temperature are not necessarily reflected by changes in INTRC and vice versa.

2.6.3 OSCTUNE REGISTER

The internal oscillator's output has been calibrated at the factory but can be adjusted in the user's application. This is done by writing to the OSCTUNE register (Register 2-1). The tuning sensitivity is constant throughout the tuning range. When the OSCTUNE register is modified, the INTOSC frequency will begin shifting to the new frequency. The INTRC clock will reach the new frequency within 8 clock cycles (approximately $8 * 32 \ \mu s = 256 \ \mu s$). The INTOSC clock will stabilize within 1 ms. Code execution continues during this shift. There is no indication that the shift has occurred.

The OSCTUNE register also implements the INTSRC and PLLEN bits, which control certain features of the internal oscillator block. The INTSRC bit allows users to select which internal oscillator provides the clock source when the 31 kHz frequency option is selected. This is covered in greater detail in **Section 2.7.1 "Oscillator Control Register"**.

The PLLEN bit controls the operation of the frequency multiplier, PLL, in internal oscillator modes.

2.6.4 PLL IN INTOSC MODES

The 4x frequency multiplier can be used with the internal oscillator block to produce faster device clock speeds than are normally possible with an internal oscillator. When enabled, the PLL produces a clock speed of up to 32 MHz.

Unlike HSPLL mode, the PLL is controlled through software. The control bit, PLLEN (OSCTUNE<6>), is used to enable or disable its operation.

The PLL is available when the device is configured to use the internal oscillator block as its primary clock source (FOSC3:FOSC0 = 1001 or 1000). Additionally, the PLL will only function when the selected output frequency is either 4 MHz or 8 MHz (OSCCON<6:4> = 111 or 110). If both of these conditions are not met, the PLL is disabled.

The PLLEN control bit is only functional in those internal oscillator modes where the PLL is available. In all other modes, it is forced to '0' and is effectively unavailable.

2.6.5 INTOSC FREQUENCY DRIFT

The factory calibrates the internal oscillator block output (INTOSC) for 8 MHz. However, this frequency may drift as VDD or temperature changes, which can affect the controller operation in a variety of ways. It is possible to adjust the INTOSC frequency by modifying the value in the OSCTUNE register. This has no effect on the INTRC clock source frequency.

Tuning the INTOSC source requires knowing when to make the adjustment, in which direction it should be made, and in some cases, how large a change is needed. Three compensation techniques are discussed in Section 2.6.5.1 "Compensating with the EUSART", Section 2.6.5.2 "Compensating with the Timers" and Section 2.6.5.3 "Compensating with the CCP Module in Capture Mode", but other techniques may be used.

5.2 PIC18 Instruction Cycle

5.2.1 CLOCKING SCHEME

The microcontroller clock input, whether from an internal or external source, is internally divided by four to generate four non-overlapping quadrature clocks (Q1, Q2, Q3 and Q4). Internally, the program counter is incremented on every Q1; the instruction is fetched from the program memory and latched into the instruction register during Q4. The instruction is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow are shown in Figure 5-3.

5.2.2 INSTRUCTION FLOW/PIPELINING

An "Instruction Cycle" consists of four Q cycles: Q1 through Q4. The instruction fetch and execute are pipelined in such a manner that a fetch takes one instruction cycle, while the decode and execute take another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the program counter to change (e.g., GOTO), then two cycles are required to complete the instruction (Example 5-3).

A fetch cycle begins with the Program Counter (PC) incrementing in Q1.

In the execution cycle, the fetched instruction is latched into the Instruction Register (IR) in cycle Q1. This instruction is then decoded and executed during the Q2, Q3 and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).



FIGURE 5-3: CLOCK/INSTRUCTION CYCLE

EXAMPLE 5-3: INSTRUCTION PIPELINE FLOW

	Тсү0	TCY1	TCY2	TCY3	TCY4	TCY5				
1. MOVLW 55h	Fetch 1	Execute 1		1	1					
2. MOVWF PORTB		Fetch 2	Execute 2							
3. BRA SUB_1			Fetch 3	Execute 3						
4. BSF PORTA, BIT3 (Forced NOP) Fetch 4 Flush (NOP)										
5. Instruction @ addres	5. Instruction @ address SUB_1 Fetch SUB_1 Execute SUB_1									
All instructions are single cycle, except for any program branches. These take two cycles since the fetch instruction is "flushed" from the pipeline while the new instruction is being fetched and then executed.										

5.3.5 STATUS REGISTER

The STATUS register, shown in Register 5-2, contains the arithmetic status of the ALU. As with any other SFR, it can be the operand for any instruction.

If the STATUS register is the destination for an instruction that affects the Z, DC, C, OV or N bits, the results of the instruction are not written; instead, the STATUS register is updated according to the instruction performed. Therefore, the result of an instruction with the STATUS register as its destination may be different than intended. As an example, CLRF STATUS will set the Z bit and leave the remaining Status bits unchanged ('000u u1uu'). It is recommended that only BCF, BSF, SWAPF, MOVFF and MOVWF instructions are used to alter the STATUS register, because these instructions do not affect the Z, C, DC, OV or N bits in the STATUS register.

For other instructions that do not affect Status bits, see the instruction set summaries in Table 24-2 and Table 24-3.

Note: The C and DC bits operate as the borrow and digit borrow bits, respectively, in subtraction.

REGISTER 5-2: STATUS REGISTER

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
	—	_	N	OV	Z	DC ⁽¹⁾	C ⁽²⁾
bit 7							bit 0
Legend:							
R = Reada	able bit	W = Writable	bit	U = Unimpler	nented bit, rea	d as '0'	
-n = value		"I" = Bit is set		$0^{\circ} = Bit is cle$	ared	x = Bit is unkr	IOWN
bit 7-5	Unimplemer	ted: Read as ')'				
bit 4	N: Negative I	oit					
	This bit is use (ALU MSB =	ed for signed ar 1).	ithmetic (2's co	omplement). It i	indicates wheth	ner the result wa	as negative
	1 = Result wa 0 = Result wa	as negative as positive					
bit 3	OV: Overflow	/ bit					
	This bit is use which causes	ed for signed an s the sign bit (bi	ithmetic (2's co t 7) to change	omplement). It i state.	indicates an ov	erflow of the 7-	bit magnitude
	1 = Overflow 0 = No overfl	occurred for sig	gned arithmetic	c (in this arithm	etic operation)		
bit 2	Z: Zero bit						
	1 = The resu 0 = The resu	lt of an arithmet It of an arithmet	ic or logic ope ic or logic ope	ration is zero ration is not zei	ro		
bit 1	DC: Digit Ca	rry/borrow bit(1)					
	For ADDWF,	ADDLW, SUBL	w and SUBWF i	nstructions:			
	1 = A carry-o	ut from the 4th	low-order bit o	f the result occ	urred		
L:1.0	0 = No carry	$\frac{1}{1}$	1 IOW-Order Dit	of the result			
DITU	For ADDWF .	ADDLW, SUBL	w and SUBWF i	nstructions:			
	1 = A carry-o	ut from the Mos	t Significant b	it of the result of	occurred		
	0 = No carry-	out from the Mo	ost Significant	bit of the result	occurred		
Note 1:	For borrow, the p	olarity is reverse te (RRF,RLF)	ed. A subtractions. th	on is executed b	by adding the 2 [°] with either bit 4	's complement o or bit 3 of the s	of the second ource register.
2:	For borrow, the p operand. For rota source register.	olarity is reverse ate (RRF, RLF)	ed. A subtractions, t	on is executed his bit is loaded	by adding the 2 I with either the	2's complement e high or low-or	of the second der bit of the

7.3 Reading the Flash Program Memory

The TBLRD instruction is used to retrieve data from program memory and places it into data RAM. Table reads from program memory are performed one byte at a time.

TBLPTR points to a byte address in program space. Executing TBLRD places the byte pointed to into TABLAT. In addition, TBLPTR can be modified automatically for the next table read operation.

The internal program memory is typically organized by words. The Least Significant bit of the address selects between the high and low bytes of the word. Figure 7-4 shows the interface between the internal program memory and the TABLAT.

FIGURE 7-4: READS FROM FLASH PROGRAM MEMORY



EXAMPLE 7-1: READING A FLASH PROGRAM MEMORY WORD

	MOVLW MOVWF MOVUW MOVWF MOVLW MOVWF	CODE_ADDR_UPPER TBLPTRU CODE_ADDR_HIGH TBLPTRH CODE_ADDR_LOW TBLPTRL	;;	Load TBLPTR with the base address of the word
READ_WORD	א א מם זמיד			road into TARIAT and ingroment
	IBLKD +		'	Teau INCO TABLAT AND INCLEMENT
	MOVF	TABLAT, W	;	get data
	MOVWF	WORD_EVEN		
	TBLRD*+		;	read into TABLAT and increment
	MOVF	TABLAT, W	;	get data
	MOVWF	WORD_ODD		

7.5 Writing to Flash Program Memory

The minimum programming block is 32 words or 64 bytes. Word or byte programming is not supported.

Table writes are used internally to load the holding registers needed to program the Flash memory. There are 64 holding registers used by the table writes for programming.

Since the Table Latch (TABLAT) is only a single byte, the TBLWT instruction may need to be executed 64 times for each programming operation. All of the table write operations will essentially be short writes because only the holding registers are written. At the end of updating the 64 holding registers, the EECON1 register must be written to in order to start the programming operation with a long write. The long write is necessary for programming the internal Flash. Instruction execution is halted while in a long write cycle. The long write will be terminated by the internal programming timer.

The EEPROM on-chip timer controls the write time. The write/erase voltages are generated by an on-chip charge pump, rated to operate over the voltage range of the device.

Note: The default value of the holding registers on device Resets and after write operations is FFh. A write of FFh to a holding register does not modify that byte. This means that individual bytes of program memory may be modified, provided that the change does not attempt to change any bit from a '0' to a '1'. When modifying individual bytes, it is not necessary to load all 64 holding registers before executing a write operation.





7.5.1 FLASH PROGRAM MEMORY WRITE SEQUENCE

The sequence of events for programming an internal program memory location should be:

- 1. Read 64 bytes into RAM.
- 2. Update data values in RAM as necessary.
- 3. Load Table Pointer register with address being erased.
- 4. Execute the row erase procedure.
- 5. Load Table Pointer register with address of first byte being written.
- 6. Write the 64 bytes into the holding registers with auto-increment.
- 7. Set the EECON1 register for the write operation:
 - set EEPGD bit to point to program memory;
 - clear the CFGS bit to access program memory;
 - set WREN to enable byte writes.

- 8. Disable interrupts.
- 9. Write 55h to EECON2.
- 10. Write 0AAh to EECON2.
- 11. Set the WR bit. This will begin the write cycle.
- 12. The CPU will stall for duration of the write (about 2 ms using internal timer).
- 13. Re-enable interrupts.
- 14. Verify the memory (table read).

This procedure will require about 6 ms to update one row of 64 bytes of memory. An example of the required code is given in Example 7-3.

Note: Before setting the WR bit, the Table Pointer address needs to be within the intended address range of the 64 bytes in the holding register.

NOTES:

17.3.1 REGISTERS

The MSSP module has four registers for SPI mode operation. These are:

- MSSP Control Register 1 (SSPCON1)
- MSSP Status Register (SSPSTAT)
- Serial Receive/Transmit Buffer Register (SSPBUF)
- MSSP Shift Register (SSPSR) Not directly accessible

SSPCON1 and SSPSTAT are the control and status registers in SPI mode operation. The SSPCON1 register is readable and writable. The lower 6 bits of the SSPSTAT are read-only. The upper two bits of the SSPSTAT are read/write. SSPSR is the shift register used for shifting data in or out. SSPBUF is the buffer register to which data bytes are written to or read from.

In receive operations, SSPSR and SSPBUF together create a double-buffered receiver. When SSPSR receives a complete byte, it is transferred to SSPBUF and the SSPIF interrupt is set.

During transmission, the SSPBUF is not doublebuffered. A write to SSPBUF will write to both SSPBUF and SSPSR.

REGISTER 17-1: SSPSTAT: MSSP STATUS REGISTER (SPI MODE)

R/W-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0
SMP	CKE ⁽¹⁾	D/A	Р	S	R/W	UA	BF
bit 7							bit 0
Legend:							
R = Read	able bit	W = Writable I	oit	U = Unimpler	mented bit, rea	ad as '0'	
-n = Value	e at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
h:+ 7	CMD. Comm						
DIT 7	SMP: Samp						
	<u>SPI Master r</u> 1 – Input dat	<u>11000:</u> ta sampled at en	d of data outo	ut time			
	0 = Input dat	ta sampled at mi	ddle of data o	utput time			
	<u>SPI Slave m</u>	ode:					
	SMP must b	e cleared when	SPI is used in	Slave mode.			
bit 6	CKE: SPI CI	ock Select bit ⁽¹⁾					
	1 = Transmit	occurs on trans	ition from acti	ve to Idle clock	state		
	0 <u>=</u> Transmit	occurs on trans	ition from Idle	to active clock	state		
bit 5	D/A: Data/A	ddress bit					
	Used in I ² C i	mode only.					
bit 4	P: Stop bit						
	Used in I ² C i	mode only. This	bit is cleared v	when the MSS	P module is di	sabled, SSPEN	is cleared.
bit 3	S: Start bit						
	Used in I ² C	mode only.					
bit 2	R/W: Read/\	Write Information	bit				
	Used in I ² C i	mode only.					
bit 1	UA: Update	Address bit					
	Used in I ² C i	mode only.					
bit 0	BF: Buffer F	ull Status bit (Re	ceive mode o	nly)			
	1 = Receive	complete, SSPE	BUF is full				
	0 = Receive	not complete, S	SPROF IS EM	рту			
Note 1:	Polarity of clock	state is set by th	e CKP bit (SS	SPCON1<4>).			





FIGURE 18-5: ASYNCHRONOUS TRANSMISSION (BACK TO BACK)



TABLE 18-5: REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page	
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	49	
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	52	
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	52	
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	52	
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	51	
TXREG	EUSART T	ransmit Reg	jister						51	
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	51	
BAUDCON	ABDOVF	RCIDL	RXDTP	TXCKP	BRG16	—	WUE	ABDEN	51	
SPBRGH	EUSART Baud Rate Generator Register High Byte									
SPBRG	EUSART E	Baud Rate G	enerator Re	gister Low	Byte				51	

Legend: — = unimplemented locations read as '0'. Shaded cells are not used for asynchronous transmission.

Note 1: These bits are unimplemented on 28-pin devices and read as '0'.

19.1 A/D Acquisition Requirements

For the A/D converter to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The analog input model is shown in Figure 19-3. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD). The source impedance affects the offset voltage at the analog input (due to pin leakage current). The maximum recommended impedance for analog sources is 2.5 k Ω . After the analog input channel is selected (changed), the channel must be sampled for at least the minimum acquisition time before starting a conversion.

Note:	When	the	conversion	is	started,	the					
	holding capacitor is disconnected from the										
	input p	in.									

EQUATION 19-1: ACQUISITION TIME

TACQ =	Amplifier Settling Time + Holding Capacitor Charging Time + Temperature Coefficient
=	TAMP + TC + TCOFF

EQUATION 19-2: A/D MINIMUM CHARGING TIME

VHOLD	=	$(\text{VREF} - (\text{VREF}/2048)) \bullet (1 - e^{(-\text{TC/CHOLD}(\text{RIC} + \text{RSS} + \text{RS}))})$
or		
TC	=	-(Chold)(Ric + Rss + Rs) ln(1/2048)

EQUATION 19-3: CALCULATING THE MINIMUM REQUIRED ACQUISITION TIME

TACQ	=	TAMP + TC + TCOFF
TAMP	=	0.2 μs
TCOFF	=	(Temp – 25°C)(0.02 μs/°C) (85°C – 25°C)(0.02 μs/°C) 1.2 μs
Tempera	ture c	oefficient is only required for temperatures $> 25^{\circ}$ C. Below 25° C, TCOFF = 0 ms.
ТС	=	-(ChOLD)(RIC + RSS + RS) $\ln(1/2047)$ -(25 pF) (1 k Ω + 2 k Ω + 2.5 k Ω) $\ln(0.0004883)$ 1.05 μ s
TACQ	=	0.2 μs + 1 μs + 1.2 μs 2.4 μs

To calculate the minimum acquisition time, Equation 19-1 may be used. This equation assumes that 1/2 LSb error is used (1024 steps for the A/D). The 1/2 LSb error is the maximum error allowed for the A/D to meet its specified resolution.

Example 19-3 shows the calculation of the minimum required acquisition time TACQ. This calculation is based on the following application system assumptions:

=	25 pF
=	2.5 kΩ
\leq	1/2 LSb
=	$5V \rightarrow Rss = 2 \ k\Omega$
=	85°C (system max.)

REGISTER 23-14: WDTCON: WATCHDOG TIMER CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
—	—	—	—	—	—	—	SWDTEN ⁽¹⁾
bit 7							bit 0

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 7-1	Unimplemented: Read as '0'
1.11.0	

bit 0 SWDTEN: Software Controlled Watchdog Timer Enable bit⁽¹⁾

- 1 = Watchdog Timer is on
- 0 = Watchdog Timer is off

Note 1: This bit has no effect if the Configuration bit, WDTEN, is enabled.

TABLE 23-2: SUMMARY OF WATCHDOG TIMER REGISTERS

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
RCON	IPEN	SBOREN ⁽¹⁾		RI	TO	PD	POR	BOR	50
WDTCON		—					_	SWDTEN	50

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the Watchdog Timer.

Note 1: The SBOREN bit is only available when the BOREN1:BOREN0 Configuration bits = 01; otherwise, it is disabled and reads as '0'. See Section 4.4 "Brown-out Reset (BOR)".

POP)	Pop Top of Return Stack									
Synta	ax:	POP									
Oper	ands:	None	None								
Oper	ation:	$(TOS) \rightarrow bi$	it bucket								
Statu	s Affected:	None									
Enco	ding:	0000	0000	000	0	0110					
Desc	ription:	The TOS value is pulled off the return stack and is discarded. The TOS value then becomes the previous value that was pushed onto the return stack. This instruction is provided to enable the user to properly manage the return stack to incorporate a software stack.									
Word	ls:	1									
Cycle	es:	1									
QC	ycle Activity:										
	Q1	Q2	Q	3		Q4					
	Decode	No operation	POP 1 valu	ros ie	op	No peration					
<u>Exan</u>	nple:	POP GOTO	NEW								
Before Instructio TOS Stack (1 le		tion evel down)	= (= ()031A2)14332	2h ?h						
	After Instructic TOS PC	n	= 0 = N)14332 NEW	?h						

PUSH	Push Top	of Ret	urn S	tacl	¢
Syntax:	PUSH				
Operands:	None				
Operation:	$(PC + 2) \rightarrow$	TOS			
Status Affected:	None				
Encoding:	0000	0000	000	0	0101
Description:	The PC + 2 the return s value is pus This instruc software sta then pushin	is push tack. Th shed do tion allo ack by n g it onto	ed onto the prev wn on the the simp modifyir the re	o the ious the s olem ng T(e top of TOS stack. enting a OS and stack.
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1	Q2	Q	3		Q4
Decode	PUSH	Ν	0		No
	PC + 2 onto return stack	opera	ation	op	peration
Example:	PUSH				
Before Instruc TOS PC	ction	= =	345Ah 0124h		
After Instructi PC TOS	on	=	0126h 0126h		

TSTFSZ	Test f, Ski	ip if 0								
Syntax:	TSTFSZ f {,	a}								
Operands:	0 ≤ f ≤ 255 a ∈ [0,1]	0 ≤ f ≤ 255 a ∈ [0,1]								
Operation:	skip if f = 0	skip if f = 0								
Status Affected:	None									
Encoding:	0110	011a fff	f ffff							
Description: Words:	 If 'f' = 0, the next instruction fetched during the current instruction execution is discarded and a NOP is executed, making this a two-cycle instruction. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 24.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details. 1 1(2) 									
Cycles:	1(2) Note: 3 cy by a	cles if skip and a 2-word instru	d followed ction.							
Q Cycle Activity:										
Q1	Q2	Q3	Q4							
Decode	Read	Process	No							
If skin:	register i	Dala	operation							
Q1	Q2	Q3	Q4							
No	No	No	No							
operation	operation	operation	operation							
If skip and followed	d by 2-word ins	struction:								
Q1	Q2	Q3	Q4							
No	No	No	No							
operation	operation	No	operation							
operation	operation	operation	operation							
Example:	HERE 7 NZERO : ZERO :	ISTFSZ CNT	, 1							
Before Instruc	tion									
$PC = Address (HERE)$ After Instruction If CNT = 00h, PC = Address (ZERO) If CNT \neq 00h, PC = Address (NZERO)										

XORLW	Exclusiv	Exclusive OR Literal with W						
Syntax:	XORLW	k						
Operands:	$0 \le k \le 25$	5						
Operation:	(W) .XOR.	$k \rightarrow W$						
Status Affected:	N, Z							
Encoding:	0000	1010	kkkk	kkkk				
Description:	The conte the 8-bit lit in W.	The contents of W are XORed with the 8-bit literal 'k'. The result is placed in W.						
Words:	1							
Cycles:	1							
Q Cycle Activity:								
Q1	Q2	Q3		Q4				
Decode	Read literal 'k'	Proce Data	ss W a	rite to W				
Example: Before Instruc	XORLW	0AFh						

W	=	B5h
After Instruc	tion	
W	=	1Ah

XORWF Exclusive OR W with f									
Syntax:	XORWF	f {,d {,a}}							
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$	$0 \le f \le 255$ d $\in [0,1]$ a $\in [0,1]$							
Operation:	(W) .XOR.	(f) \rightarrow des	t						
Status Affected:	N, Z								
Encoding:	0001	10da	ffff	ffff					
Description:	Exclusive OR the contents of W with register 'f'. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in the register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 24.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details								
Words:	1								
Cycles:	1								
Q Cycle Activity:									
Q1	Q2	Q3		Q4					
Decode	Read register 'f'	Proce Data	ess \ a de	Write to estination					
Example: Before Instruct	XORWF	REG, 1,	0						
After Instruction REG REG W	= AFh = B5h on = 1Ah = B5h								

26.2 DC Characteristics: Power-Down and Supply Current PIC18F2525/2620/4525/4620 (Industrial) PIC18LF2525/2620/4525/4620 (Industrial)

PIC18LF2	525/2620/4525/4620 :rial)	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial					
PIC18F252 (Indust	Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended						
Param No.	Device	Тур	Max	Units	Conditions		
	Power-Down Current (IPD)	(1)					
	PIC18LFX525/X620	0.1	0.5	μΑ	-40°C		
		0.1	0.5	μA	+25°C	VDD = 2.0V (Sleep mode)	
		0.2	2.5	μA	+85°C		
	PIC18LFX525/X620	0.1	0.7	μA	-40°C		
		0.1	0.7	μA	+25°C	(Sleen mode)	
		0.3	3.5	μA	+85°C		
	All devices	0.1	1.0	μA	-40°C		
		0.2	1.0	μΑ	+25°C	Vdd = 5.0V	
		0.7	10	μA	+85°C	(Sleep mode)	
	Extended devices only	10	100	μA	+125°C		

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or Vss and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

- 2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.
 - The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD or VSS;

- \overline{MCLR} = VDD; WDT enabled/disabled as specified.
- **3:** When operation below -10°C is expected, use T1OSC High-Power mode, where LPT1OSC (CONFIG3H<2>) = 0. When operation will always be above -10°C, then the low-power Timer1 oscillator may be selected.
- 4: BOR and HLVD enable internal band gap reference. With both modules enabled, current consumption will be less than the sum of both specifications.

26.2 DC Characteristics: Power-Down and Supply Current PIC18F2525/2620/4525/4620 (Industrial) PIC18LF2525/2620/4525/4620 (Industrial) (Continued)

PIC18LF2 (Indust	5 25/2620/4525/4620 rial)	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial							
PIC18F252 (Indust	2 5/2620/4525/4620 rial, Extended)	Standa Operat	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended						
Param No.	Device	Тур	Мах	Units	Conditions				
	Module Differential Currer	nts (∆lw	DT, Δ IBC	dr, ∆Ilv	D, Δ IOSCB, Δ IAD)				
D026	A/D Converter	0.2	1.0	μΑ	-40°C to +85°C	VDD = 2.0V			
(Δ IAD)		0.2	1.0	μΑ	-40°C to +85°C	VDD = 3.0V	A/D on not converting		
		0.2	1.0	μΑ	-40°C to +85°C		A/D on, not converting		
		0.5	4.0	μΑ	-40°C to +125°C	VDD = 5.0V			
D022	Watchdog Timer	1.3	2.2	μΑ	-40°C				
(∆lwdt)		1.4	2.2	μΑ	+25°C	VDD = 2.0V			
		1.6	2.3	μA	+85°C				
		1.9	3.5	μΑ	-40°C				
		2.0	3.5	μA	+25°C	VDD = 3.0V			
		2.2	3.5	μA	+85°C				
		3.0	7.5	μA	-40°C				
		3.5	7.5	μΑ	+25°C				
		3.5	7.8	μA	+85°C	VDD = 5.0V			
		4.0	10	μΑ	+125°C				
D022A	Brown-out Reset ⁽⁴⁾	35	50	μA	-40°C to +85°C	VDD = 3.0V			
(Δ IBOR)		40	55	μA	-40°C to +85°C				
		55	65	μA	-40°C to +125°C				
		0	2	μΑ	-40°C to +85°C	VDD = 5.0V	Sleep mode,		
		0	5	μΑ	-40°C to +125°C		BOREN1:BOREN0 = 10		
D022B	High/Low-Voltage	22	38	μA	-40°C to +85°C	VDD = 2.0V			
(∆ILVD)	Detect ⁽⁴⁾	25	40	μA	-40°C to +85°C	VDD = 3.0V			
		29	45	μA	-40°C to +85°C				
		30	45	μA	-40°C to +125°C	vDD = 5.0V			

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSs and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD or VSS;

 $\overline{MCLR} = VDD$; WDT enabled/disabled as specified.

3: When operation below -10°C is expected, use T1OSC High-Power mode, where LPT1OSC (CONFIG3H<2>) = 0. When operation will always be above -10°C, then the low-power Timer1 oscillator may be selected.

4: BOR and HLVD enable internal band gap reference. With both modules enabled, current consumption will be less than the sum of both specifications.



FIGURE 26-8: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING

FIGURE 26-9: BROWN-OUT RESET TIMING



TABLE 26-10:RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER
AND BROWN-OUT RESET REQUIREMENTS

Param. No.	Symbol	Characteristic	Min	Тур	Мах	Units	Conditions
30	TmcL	MCLR Pulse Width (low)	2			μS	
31	Twdt	Watchdog Timer Time-out Period (no postscaler)	3.4	4.1	4.71	ms	
32	Tost	Oscillation Start-up Timer Period	1024 Tosc		1024 Tosc		Tosc = OSC1 period
33	TPWRT	Power-up Timer Period	55.6	65.5	75.4	ms	
34	Tioz	I/O High-Impedance from MCLR Low or Watchdog Timer Reset	—	2	—	μS	
35	TBOR	Brown-out Reset Pulse Width	200	_	—	μS	$VDD \le BVDD$ (see D005)
36	TIVRST	Time for Internal Reference Voltage to become Stable	_	20	50	μS	
37	Tlvd	High/Low-Voltage Detect Pulse Width	200		—	μS	$VDD \leq VLVD$
38	TCSD	CPU Start-up Time	_	10	—	μS	
39	TIOBST	Time for INTOSC to Stabilize	_	1	_	μS	

© 2008 Microchip Technology Inc.

							-
Param. No.	Symbol	Charact	eristic	Min	Max	Units	Conditions
100	Тнідн	Clock High Time	100 kHz mode	4.0	_	μs	
			400 kHz mode	0.6		μs	
			MSSP module	1.5 TCY	—		
101	TLOW	Clock Low Time	100 kHz mode	4.7		μs	
			400 kHz mode	1.3	—	μs	
			MSSP module	1.5 TCY	_		
102	TR	SDA and SCL Rise Time	100 kHz mode	—	1000	ns	
			400 kHz mode	20 + 0.1 Св	300	ns	CB is specified to be from 10 to 400 pF
103	TF	SDA and SCL Fall Time	100 kHz mode	—	300	ns	
			400 kHz mode	20 + 0.1 Св	300	ns	CB is specified to be from 10 to 400 pF
90	Tsu:sta	Start Condition Setup Time	100 kHz mode	4.7	—	μs	Only relevant for Repeated Start condition
			400 kHz mode	0.6		μs	
91	Thd:sta	Start Condition Hold Time	100 kHz mode	4.0	_	μs	After this period, the first clock pulse is generated
			400 kHz mode	0.6	—	μs	
106 THD:DAT	THD:DAT	Data Input Hold	100 kHz mode	0	_	ns	
	Time	400 kHz mode	0	0.9	μS		
107	TSU:DAT	r Data Input Setup Time	100 kHz mode	250	—	ns	(Note 2)
			400 kHz mode	100	_	ns	
92	Tsu:sto	Stop Condition Setup Time	100 kHz mode	4.7	—	μs	
			400 kHz mode	0.6	_	μS	
109	ΤΑΑ	Output Valid from Clock	100 kHz mode		3500	ns	(Note 1)
			400 kHz mode	—	—	ns	
110	TBUF	Bus Free Time	100 kHz mode	4.7	_	μS	Time the bus must be free before a new transmission can start
			400 kHz mode	1.3	—	μS	
D102	Св	Bus Capacitive Load	ding		400	pF	

TABLE 26-19:	I ² C [™] BUS DATA REQUIREMENTS	(SLAVE MODE)
--------------	---	--------------

Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.

2: A Fast mode I²C bus device can be used in a Standard mode I²C bus system, but the requirement TSU:DAT ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line, TR max. + TSU:DAT = 1000 + 250 = 1250 ns (according to the Standard mode I²C bus specification), before the SCL line is released.



FIGURE 27-13: TYPICAL AND MAXIMUM IDD ACROSS VDD (RC_RUN MODE, 31 kHz)



