



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	25MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, HLVD, POR, PWM, WDT
Number of I/O	25
Program Memory Size	64KB (32K x 16)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	3.8K x 8
Voltage - Supply (Vcc/Vdd)	4.2V ~ 5.5V
Data Converters	A/D 10x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	28-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f2620-e-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Diable	Pi	n Numb	ber	Pin	Buffer	Description
	PDIP	QFN	TQFP	Туре	Туре	Description
						PORTB is a bidirectional I/O port. PORTB can be software programmed for internal weak pull-ups on all inputs.
RB0/INT0/FLT0/AN12 RB0 INT0 FLT0 AN12	33	9	8	I/O I I I	TTL ST ST Analog	Digital I/O. External interrupt 0. PWM Fault input for Enhanced CCP1. Analog input 12.
RB1/INT1/AN10 RB1 INT1 AN10	34	10	9	I/O I I	TTL ST Analog	Digital I/O. External interrupt 1. Analog input 10.
RB2/INT2/AN8 RB2 INT2 AN8	35	11	10	I/O I I	TTL ST Analog	Digital I/O. External interrupt 2. Analog input 8.
RB3/AN9/CCP2 RB3 AN9 CCP2 ⁽¹⁾	36	12	11	I/O I I/O	TTL Analog ST	Digital I/O. Analog input 9. Capture 2 input/Compare 2 output/PWM2 output.
RB4/KBI0/AN11 RB4 KBI0 AN11	37	14	14	I/O I I	TTL TTL Analog	Digital I/O. Interrupt-on-change pin. Analog input 11.
RB5/KBI1/PGM RB5 KBI1 PGM	38	15	15	I/O I I/O	TTL TTL ST	Digital I/O. Interrupt-on-change pin. Low-Voltage ICSP™ Programming enable pin.
RB6/KBI2/PGC RB6 KBI2 PGC	39	16	16	I/O I I/O	TTL TTL ST	Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP programming clock pin.
RB7/KBI3/PGD RB7 KBI3 PGD	40	17	17	I/O I I/O	TTL TTL ST	Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP programming data pin.
Legend: TTL = TTL c ST = Schm O = Outpu	compatib itt Triggo it	le input er input	with CN	/IOS le	vels I F	CMOS = CMOS compatible input or output = Input P = Power
Note 1: Default assig	gnment f	or CCP	2 when	the CC	P2MX C	onfiguration bit is set.

TABLE 1-3: PIC18F4525/4620 PINOUT I/O DESCRIPTIONS (CONTINUED)

2: Alternate assignment for CCP2 when the CCP2MX Configuration bit is cleared.

3: For the QFN package, it is recommended that the bottom pad be connected to Vss.

2.7 Clock Sources and Oscillator Switching

Like previous PIC18 devices, the PIC18F2525/2620/ 4525/4620 family includes a feature that allows the device clock source to be switched from the main oscillator to an alternate, low-frequency clock source. PIC18F2525/2620/4525/4620 devices offer two alternate clock sources. When an alternate clock source is enabled, the various power-managed operating modes are available.

Essentially, there are three clock sources for these devices:

- Primary oscillators
- · Secondary oscillators
- Internal oscillator block

The **primary oscillators** include the External Crystal and Resonator modes, the External RC modes, the External Clock modes and the internal oscillator block. The particular mode is defined by the FOSC3:FOSC0 Configuration bits. The details of these modes are covered earlier in this chapter. The **secondary oscillators** are those external sources not connected to the OSC1 or OSC2 pins. These sources may continue to operate even after the controller is placed in a power-managed mode.

PIC18F2525/2620/4525/4620 devices offer the Timer1 oscillator as a secondary oscillator. This oscillator, in all power-managed modes, is often the time base for functions such as a Real-Time Clock (RTC).

Most often, a 32.768 kHz watch crystal is connected between the RC0/T1OSO/T13CKI and RC1/T1OSI pins. Like the LP Oscillator mode circuit, loading capacitors are also connected from each pin to ground.

The Timer1 oscillator is discussed in greater detail in **Section 12.3 "Timer1 Oscillator"**.

In addition to being a primary clock source, the **internal oscillator block** is available as a power-managed mode clock source. The INTRC source is also used as the clock source for several special features, such as the WDT and Fail-Safe Clock Monitor.

The clock sources for the PIC18F2525/2620/4525/4620 devices are shown in Figure 2-8. See **Section 23.0 "Special Features of the CPU"** for Configuration register details.





5.1.1 PROGRAM COUNTER

The Program Counter (PC) specifies the address of the instruction to fetch for execution. The PC is 21 bits wide and is contained in three separate 8-bit registers. The low byte, known as the PCL register, is both readable and writable. The high byte, or PCH register, contains the PC<15:8> bits; it is not directly readable or writable. Updates to the PCH register are performed through the PCLATH register. The upper byte is called PCU. This register contains the PC<20:16> bits; it is also not directly readable or writable. Updates to the PCH register. Updates to the PCU. This register contains the PC<20:16> bits; it is also not directly readable or writable. Updates to the PCU

The contents of PCLATH and PCLATU are transferred to the program counter by any operation that writes PCL. Similarly, the upper two bytes of the program counter are transferred to PCLATH and PCLATU by an operation that reads PCL. This is useful for computed offsets to the PC (see **Section 5.1.4.1 "Computed GOTO**").

The PC addresses bytes in the program memory. To prevent the PC from becoming misaligned with word instructions, the Least Significant bit of PCL is fixed to a value of '0'. The PC increments by 2 to address sequential instructions in the program memory.

The CALL, RCALL, GOTO and program branch instructions write to the program counter directly. For these instructions, the contents of PCLATH and PCLATU are not transferred to the program counter.

5.1.2 RETURN ADDRESS STACK

The return address stack allows any combination of up to 31 program calls and interrupts to occur. The PC is pushed onto the stack when a CALL or RCALL instruction is executed or an interrupt is Acknowledged. The PC value is pulled off the stack on a RETURN, RETLW or a RETFIE instruction. PCLATU and PCLATH are not affected by any of the RETURN or CALL instructions. The stack operates as a 31-word by 21-bit RAM and a 5-bit Stack Pointer, STKPTR. The stack space is not part of either program or data space. The Stack Pointer is readable and writable and the address on the top of the stack is readable and writable through the top-of-stack Special File Registers. Data can also be pushed to, or popped from the stack, using these registers.

A CALL type instruction causes a push onto the stack; the Stack Pointer is first incremented and the location pointed to by the Stack Pointer is written with the contents of the PC (already pointing to the instruction following the CALL). A RETURN type instruction causes a pop from the stack; the contents of the location pointed to by the STKPTR are transferred to the PC and then the Stack Pointer is decremented.

The Stack Pointer is initialized to '00000' after all Resets. There is no RAM associated with the location corresponding to a Stack Pointer value of '00000'; this is only a Reset value. Status bits indicate if the stack is full or has overflowed or has underflowed.

5.1.2.1 Top-of-Stack Access

Only the top of the return address stack (TOS) is readable and writable. A set of three registers, TOSU:TOSH:TOSL, hold the contents of the stack location pointed to by the STKPTR register (Figure 5-2). This allows users to implement a software stack if necessary. After a CALL, RCALL or interrupt, the software can read the pushed value by reading the TOSU:TOSH:TOSL registers. These values can be placed on a user-defined software stack. At return time, the software can return these values to TOSU:TOSH:TOSL and do a return.

The user must disable the global interrupt enable bits while accessing the stack to prevent inadvertent stack corruption.

FIGURE 5-2: RETURN ADDRESS STACK AND ASSOCIATED REGISTERS



10.1 INTCON Registers

The INTCON registers are readable and writable registers, which contain various enable, priority and flag bits.

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global interrupt enable bit. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt. This feature allows for software polling.

REGISTER 10-1: INTCON: INTERRUPT CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x
GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF ⁽¹⁾
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	GIE/GIEH: Global Interrupt Enable bit
	When IPEN = 0:
	1 = Enables all unmasked interrupts
	0 = Disables all interrupts
	$\frac{\text{When IPEN} = 1}{2}$
	1 = Enables all high-priority interrupts
bit 6	PEIE/GIEL: Peripheral Interrupt Enable bit
	<u>When IPEN = 0:</u>
	\perp = Enables all unmasked peripheral interrupts 0 – Disables all peripheral interrupts
	When IPEN – 1:
	1 = Enables all low-priority peripheral interrupts
	0 = Disables all low-priority peripheral interrupts
bit 5	TMR0IE: TMR0 Overflow Interrupt Enable bit
	1 = Enables the TMR0 overflow interrupt
	0 = Disables the TMR0 overflow interrupt
bit 4	INTOIE: INTO External Interrupt Enable bit
	1 = Enables the INT0 external interrupt
	0 = Disables the INT0 external interrupt
bit 3	RBIE: RB Port Change Interrupt Enable bit
	1 = Enables the RB port change interrupt
	0 = Disables the RB port change interrupt
bit 2	TMR0IF: TMR0 Overflow Interrupt Flag bit
	1 = TMR0 register has overflowed (must be cleared in software)
	0 = I MRU register did not overflow
bit 1	INTOIF: INTO External Interrupt Flag bit
	1 = The INTO external interrupt occurred (must be cleared in software)
h:4 0	0 = 1 The INTO external interrupt did Not occur DPIE : DB Dect Observe Interrupt file a bis(1)
bit U	RBIF: RB Port Change Interrupt Flag bit ⁽¹⁾
	\perp = At least one of the RB7:RB4 pins changed state (must be cleared in software) 0 - None of the RB7:RB4 pins have changed state
	0 - None of the NDT. ND4 pills have changed state
Note 1.	A minimatch condition will continue to act this hit. Deading DODTD and writing 1 Toy will and the minimat

Note 1: A mismatch condition will continue to set this bit. Reading PORTB and waiting 1 TCY will end the mismatch condition and allow the bit to be cleared.

16.4.4 HALF-BRIDGE MODE

In the Half-Bridge Output mode, two pins are used as outputs to drive push-pull loads. The PWM output signal is output on the P1A pin, while the complementary PWM output signal is output on the P1B pin (Figure 16-4). This mode can be used for half-bridge applications, as shown in Figure 16-5, or for full-bridge applications where four power switches are being modulated with two PWM signals.

In Half-Bridge Output mode, the programmable deadband delay can be used to prevent shoot-through current in half-bridge power devices. The value of bits, PDC6:PDC0, sets the number of instruction cycles before the output is driven active. If the value is greater than the duty cycle, the corresponding output remains inactive during the entire cycle. See **Section 16.4.6 "Programmable Dead-Band Delay"** for more details of the dead-band delay operations.

Since the P1A and P1B outputs are multiplexed with the PORTC<2> and PORTD<5> data latches, the TRISC<2> and TRISD<5> bits must be cleared to configure P1A and P1B as outputs.

FIGURE 16-4: HALF-BRIDGE PWM OUTPUT



FIGURE 16-5: EXAMPLES OF HALF-BRIDGE OUTPUT MODE APPLICATIONS







17.4.17.3 Bus Collision During a Stop Condition

Bus collision occurs during a Stop condition if:

- a) After the SDA pin has been deasserted and allowed to float high, SDA is sampled low after the BRG has timed out.
- b) After the SCL pin is deasserted, SCL is sampled low before SDA goes high.

The Stop condition begins with SDA asserted low. When SDA is sampled low, the SCL pin is allowed to float. When the pin is sampled high (clock arbitration), the Baud Rate Generator is loaded with SSPADD<6:0> and counts down to 0. After the BRG times out, SDA is sampled. If SDA is sampled low, a bus collision has occurred. This is due to another master attempting to drive a data '0' (Figure 17-31). If the SCL pin is sampled low before SDA is allowed to float high, a bus collision occurs. This is another case of another master attempting to drive a data '0' (Figure 17-32).

FIGURE 17-31: BUS COLLISION DURING A STOP CONDITION (CASE 1)



FIGURE 17-32: BUS COLLISION DURING A STOP CONDITION (CASE 2)



18.2.4.1 Special Considerations Using Auto-Wake-up

Since auto-wake-up functions by sensing rising edge transitions on RX/DT, information with any state changes before the Stop bit may signal a false End-Of-Character (EOC) and cause data or framing errors. To work properly, therefore, the initial character in the transmission must be all '0's. This can be 00h (8 bytes) for standard RS-232 devices or 000h (12 bits) for LIN bus.

Oscillator start-up time must also be considered, especially in applications using oscillators with longer start-up intervals (i.e., XT or HS mode). The Sync Break (or wake-up signal) character must be of sufficient length and be followed by a sufficient interval to allow enough time for the selected oscillator to start and provide proper initialization of the EUSART.

18.2.4.2 Special Considerations Using the WUE Bit

The timing of WUE and RCIF events may cause some confusion when it comes to determining the validity of received data. As noted, setting the WUE bit places the EUSART in an Idle mode. The wake-up event causes a receive interrupt by setting the RCIF bit. The WUE bit is cleared after this when a rising edge is seen on RX/DT. The interrupt condition is then cleared by reading the RCREG register. Ordinarily, the data in RCREG will be dummy data and should be discarded.

The fact that the WUE bit has been cleared (or is still set) and the RCIF flag is set should not be used as an indicator of the integrity of the data in RCREG. Users should consider implementing a parallel method in firmware to verify received data integrity.

To assure that no actual data is lost, check the RCIDL bit to verify that a receive operation is not in process. If a receive operation is not occurring, the WUE bit may then be set just prior to entering the Sleep mode.





FIGURE 18-9: AUTO-WAKE-UP BIT (WUE) TIMINGS DURING SLEEP



18.2.5 BREAK CHARACTER SEQUENCE

The EUSART module has the capability of sending the special Break character sequences that are required by the LIN bus standard. The Break character transmit consists of a Start bit, followed by twelve '0' bits and a Stop bit. The Frame Break character is sent whenever the SENDB and TXEN bits (TXSTA<3> and TXSTA<5>) are set while the Transmit Shift Register is loaded with data. Note that the value of data written to TXREG will be ignored and all '0's will be transmitted.

The SENDB bit is automatically reset by hardware after the corresponding Stop bit is sent. This allows the user to preload the transmit FIFO with the next transmit byte following the Break character (typically, the Sync character in the LIN specification).

Note that the data value written to the TXREG for the Break character is ignored. The write simply serves the purpose of initiating the proper sequence.

The TRMT bit indicates when the transmit operation is active or Idle, just as it does during normal transmission. See Figure 18-10 for the timing of the Break character sequence.

18.2.5.1 Break and Sync Transmit Sequence

The following sequence will send a message frame header made up of a Break, followed by an Auto-Baud Sync byte. This sequence is typical of a LIN bus master.

- Configure the EUSART for the desired mode. 1.
- 2. Set the TXEN and SENDB bits to set up the Break character.
- 3. Load the TXREG with a dummy character to initiate transmission (the value is ignored).
- Write '55h' to TXREG to load the Sync character 4 into the transmit FIFO buffer.
- 5. After the Break has been sent, the SENDB bit is reset by hardware. The Sync character now transmits in the preconfigured mode.

When the TXREG becomes empty, as indicated by the TXIF, the next data byte can be written to TXREG.

18.2.6 **RECEIVING A BREAK CHARACTER**

The Enhanced USART module can receive a Break character in two ways.

The first method forces configuration of the baud rate at a frequency of 9/13 the typical speed. This allows for the Stop bit transition to be at the correct sampling location (13 bits for Break versus Start bit and 8 data bits for typical data).

The second method uses the auto-wake-up feature described in Section 18.2.4 "Auto-Wake-up on Sync Break Character". By enabling this feature, the EUSART will sample the next two transitions on RX/DT, cause an RCIF interrupt and receive the next data byte followed by another interrupt.

Note that following a Break character, the user will typically want to enable the Auto-Baud Rate Detect feature. For both methods, the user can set the ABD bit once the TXIF interrupt is observed.



FIGURE 18-10: SEND BREAK CHARACTER SEQUENCE

REGISTER 19-2: ADCON1: A/D CONTROL REGISTER 1

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-q ⁽¹⁾	R/W-q ⁽¹⁾	R/W-q ⁽¹⁾
—	—	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-6 Unimplemented: Rea	ad as '0'
----------------------------	-----------

bit 5	VCFG1: Voltage Reference Configuration bit (VREF- source)
	1 = VREF- (AN2)
	0 = Vss
bit 4	VCFG0: Voltage Reference Configuration bit (VREF+ source)
	1 = VREF+ (AN3)
	0 = VDD

bit 3-0 PCFG3:PCFG0: A/D Port Configuration Control bits:

PCFG3: PCFG0	AN12	AN11	AN10	AN9	AN8	AN7 ⁽²⁾	AN6 ⁽²⁾	AN5 ⁽²⁾	AN4	AN3	AN2	AN1	ANO
0000 (1)	А	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α
0001	А	Α	А	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α
0010	А	Α	А	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α
0011	D	А	А	Α	Α	Α	Α	Α	Α	Α	Α	Α	А
0100	D	D	А	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α
0101	D	D	D	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α
0110	D	D	D	D	Α	Α	Α	Α	Α	Α	Α	Α	Α
0111(1)	D	D	D	D	D	Α	Α	Α	Α	Α	А	Α	Α
1000	D	D	D	D	D	D	Α	Α	Α	Α	Α	Α	Α
1001	D	D	D	D	D	D	D	Α	Α	Α	Α	Α	Α
1010	D	D	D	D	D	D	D	D	Α	Α	Α	Α	Α
1011	D	D	D	D	D	D	D	D	D	Α	Α	Α	А
1100	D	D	D	D	D	D	D	D	D	D	Α	Α	Α
1101	D	D	D	D	D	D	D	D	D	D	D	Α	Α
1110	D	D	D	D	D	D	D	D	D	D	D	D	Α
1111	D	D	D	D	D	D	D	D	D	D	D	D	D
A = Analog input D = Digital I/O													

Note 1: The POR value of the PCFG bits depends on the value of the PBADEN Configuration bit. When PBADEN = 1, PCFG<2:0> = 000; when PBADEN = 0, PCFG<2:0> = 111.

2: AN5 through AN7 are available only on 40/44-pin devices.

19.6 A/D Conversions

Figure 19-4 shows the operation of the A/D converter after the GO/DONE bit has been set and the ACQT2:ACQT0 bits are cleared. A conversion is started after the following instruction to allow entry into Sleep mode before the conversion begins.

Figure 19-5 shows the operation of the A/D converter after the GO/DONE bit has been set and the ACQT2:ACQT0 bits are set to '010' and selecting a 4 TAD acquisition time before the conversion starts.

Clearing the GO/DONE bit during a conversion will abort the current conversion. The A/D Result register pair will NOT be updated with the partially completed A/D conversion sample. This means the ADRESH:ADRESL registers will continue to contain the value of the last completed conversion (or the last value written to the ADRESH:ADRESL registers). After the A/D conversion is completed or aborted, a 2 TAD wait is required before the next acquisition can be started. After this wait, acquisition on the selected channel is automatically started.

Note: The GO/DONE bit should **NOT** be set in the same instruction that turns on the A/D.

19.7 Discharge

The discharge phase is used to initialize the value of the capacitor array. The array is discharged before every sample. This feature helps to optimize the unitygain amplifier, as the circuit always needs to charge the capacitor array, rather than charge/discharge based on previous measure values.





FIGURE 19-5: A/D CONVERSION TAD CYCLES (ACQT<2:0> = 010, TACQ = 4 TAD)



22.2 HLVD Setup

The following steps are needed to set up the HLVD module:

- 1. Disable the module by clearing the HLVDEN bit (HLVDCON<4>).
- 2. Write the value to the HLVDL3:HLVDL0 bits that selects the desired HLVD trip point.
- Set the VDIRMAG bit to detect high voltage (VDIRMAG = 1) or low voltage (VDIRMAG = 0).
- 4. Enable the HLVD module by setting the HLVDEN bit.
- 5. Clear the HLVD interrupt flag (PIR2<2>), which may have been set from a previous interrupt.
- Enable the HLVD interrupt if interrupts are desired by setting the HLVDIE and GIE bits (PIE<2> and INTCON<7>). An interrupt will not be generated until the IRVST bit is set.

22.3 Current Consumption

When the module is enabled, the HLVD comparator and voltage divider are enabled and will consume static current. The total current consumption, when enabled, is specified in electrical specification parameter D022B. Depending on the application, the HLVD module does not need to be operating constantly. To decrease the current requirements, the HLVD circuitry may only need to be enabled for short periods where the voltage is checked. After doing the check, the HLVD module may be disabled.

22.4 HLVD Start-up Time

The internal reference voltage of the HLVD module, specified in electrical specification parameter D420, may be used by other internal circuitry, such as the Programmable Brown-out Reset. If the HLVD or other circuits using the voltage reference are disabled to lower the device's current consumption, the reference voltage circuit will require time to become stable before a low or high-voltage condition can be reliably detected. This start-up time, TIRVST, is an interval that is independent of device clock speed. It is specified in electrical specification parameter 36.

The HLVD interrupt flag is not enabled until TIRVST has expired and a stable reference voltage is reached. For this reason, brief excursions beyond the set point may not be detected during this interval. Refer to Figure 22-2 or Figure 22-3.





REGISTER 23-2: CONFIG2L: CONFIGURATION REGISTER 2 LOW (BYTE ADDRESS 300002h)

U-0	U-0	U-0	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1
—	—	—	BORV1 ⁽¹⁾	BORV0 ⁽¹⁾	BOREN1 ⁽²⁾	BOREN0 ⁽²⁾	PWRTEN ⁽²⁾
bit 7							bit 0
Legend:							
R = Readable	e bit	P = Programn	nable bit	U = Unimplen	nented bit, read	l as '0'	
-n = Value wh	ien device is un	programmed		u = Unchange	ed from program	nmed state	
bit 7-5	Unimplement	ted: Read as 'd)'				
bit 4-3	BORV1:BOR	V0: Brown-out	Reset Voltage	bits ⁽¹⁾			
	11 = Minimum	n setting					
	•						
	•						
	• 00 = Maximur	n setting					
bit 2-1	BOREN1:BO	REN0: Brown-o	out Reset Enat	ole bits ⁽²⁾			
	11 = Brown-o	ut Reset enabl	ed in hardware	only (SBORE	N is disabled)		
	10 = Brown-o	ut Reset enabl	ed in hardware	only and disal	oled in Sleep m	ode (SBOREN	is disabled)
	01 = Brown-o	ut Reset enabl	ed and control	led by software	(SBOREN is e	enabled)	
	00 = Brown-out Reset disabled in hardware and software						
bit 0	PWRTEN: Po	wer-up Timer E	nable bit ⁽²⁾				
	1 = PWRI dis	abled					
		abigu					
Note 1: Se	Note 1: See Section 26.1 "DC Characteristics: Supply Voltage" for specifications.						

2: The Power-up Timer is decoupled from Brown-out Reset, allowing these features to be independently controlled.

BTF	SC	Bit Test File, Skip if Clear							
Synta	ax:	BTFSC f, b	BTFSC f, b {,a}						
Opera	ands:	$\begin{array}{l} 0 \leq f \leq 255 \\ 0 \leq b \leq 7 \\ a \in [0,1] \end{array}$	$0 \le f \le 255$ $0 \le b \le 7$ $a \in [0,1]$						
Oper	ation:	skip if (f)	= 0						
Statu	s Affected:	None							
Enco	ding:	1011	bbba f	fff ffff					
Desc	ription:	If bit 'b' in register 'f' is '0', then the next instruction is skipped. If bit 'b' is '0', then the next instruction fetched during the current instruction execution is discarded and a NOP is executed instead, making this a two-cycle instruction. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 24.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details							
Word	s:	1	1						
Cycle Q C	es: ycle Activity:	1(2) Note: 3 cyd by a	1(2) Note: 3 cycles if skip and followed by a 2-word instruction.						
	Q1	Q2	Q3	Q4					
	Decode	Read	Process	No					
lf sk	ip:		Dala	operation					
	Q1	Q2	Q3	Q4					
	operation	operation	operation	operation					
lf sk	ip and followed	by 2-word ins	truction:						
	Q1	Q2	Q3	Q4					
	No	No	No	No					
	operation	operation	operation	operation					
	No	No	No	No					
<u>Exam</u>	nple:	HERE BI FALSE : TRUE :	FSC FLA	G, 1, 0					
	Before Instruct PC After Instructio If FLAG< PC If FLAG< PC	ion = add n > = 0; = add > = 1; = add	ress (HERE ress (TRUE ress (FALS))) E)					

BTFSS	Bit Test File	e, Skip if Set	t	
Syntax:	BTFSS f, b	[,a}		
Operands:	$0 \le f \le 255$ $0 \le b < 7$ $a \in [0,1]$			
Operation:	skip if (f)	= 1		
Status Affected:	None			
Encoding:	1010	bbba fff	f ffff	
Description:	If bit 'b' in register 'f' is '1', then the next instruction is skipped. If bit 'b' is '1', then the next instruction fetched during the current instruction execution is discarded and a NOP is executed instead, making this a two-cycle instruction. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 24.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.			
Words:	1			
Cycles:	1(2) Note: 3 cyc by a t	les if skip and 2-word instruc	followed tion.	
Q Oycle Activity.	Q2	Q3	Q4	
Decode	Read register 'f'	Process Data	No operation	
If skip:	00	03	04	
Q1 No	Q2 No	Q3 No	Q4 No	
operation	operation	operation	operation	
If skip and followe	d by 2-word in	struction:		
Q1	Q2	Q3	Q4	
No	No	No	No	
	No	No	No	
operation	operation	operation	operation	
Example: Before Instruct PC After Instruction If FLAG	HERE E FALSE : TRUE : tition $=$ add to $=$ $(1) = 0;$ = add	TFSS FLA dress (HERE) dress (FALSE	G, 1, 0	
If FLAG⊲ PC	<1> = 1; = ade	dress (TRUE))	

RRN	ICF	Rotate R	light f (N	o Ca	rry)		
Synta	ax:	RRNCF	RRNCF f {,d {,a}}				
Oper	ands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$	5				
Oper	ation:	$(f < n >) \rightarrow (f < 0 >) \rightarrow (f <$	dest <n 1<br="" –="">dest<7></n>	>,			
Statu	is Affected:	N, Z					
Enco	oding:	0100	00da	fff	f ffff		
Desc	pription:	The contents of register 'f' are rotated one bit to the right. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' is '1', then the bank will be selected as per the BSR value (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 24.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.					
14/							
Cual	15.	1					
	το. Volo Activity:	I					
QC		02	03	R	04		
	Decode	Read	Proce	, ess	Write to		
		register 'f'	Dat	а	destination		
<u>Exan</u>	nple 1: Before Instruc REG After Instructic REG	RRNCF tion = 1101 on = 1110	REG, 1, 0111 1011	. 0			
Exan	<u>nple 2:</u>	RRNCF	REG, 0,	0			
	Before Instruc	tion					
	W REG After Instructio	= ? = 1101 on	0111				
	w REG	= 1110 = 1101	1011 0111				

SET	F	Set f	Set f							
Synta	ax:	SETF f{,	a}							
Oper	ands:	0 ≤ f ≤ 255 a ∈ [0,1]								
Oper	ation:	$FFh\tof$								
Statu	is Affected:	None								
Enco	oding:	0110	100a	fff	f	ffff				
Desc	ription:	The contents of the specified register are set to FFh. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 24.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed								
Word	ls:	1								
Cycle	es:	1								
QC	ycle Activity:									
	Q1	Q2	Q3	5		Q4				
	Decode	Read register 'f'	Proce Dat	ess a	re	Write gister 'f'				
<u>Exan</u>	nple:	SETF	REG	;, 1						

Before Instruction			
REG	=	5Ah	
After Instruction			
REG	=	FFh	

SUE	WFB	S	ubtract	W from	f with	n Borrow	
Synta	ax:	SI	UBWFB	f {,d {,a	a}}		
Oper	ands:	0 : d a	≤ f ≤ 255 ∈ [0,1] ∈ [0,1]				
Oper	ation:	(f)	- (W) -	$(\overline{C}) \rightarrow de$	st		
Statu	s Affected:	N,	OV, C, I	DC, Z			
Enco	ding:		0101	10da	fff	f ffff	
Desc	ription:	Sı	ubtract W	/ and the	Carry	flag (borrow)	
		fro co re re (d	om regist ompleme sult is sto sult is sto efault).	er 'f' (2's nt methoo pred in W pred back	d). If 'd' . If 'd' i : in reg	' is '0', the s '1', the ister 'f'	
		If 'a' is '1', the BSR is used to select the GPR bank.					
		set is enabled, this instruction operates in Indexed Literal Offset Addressing					
		Se	ection 24	1.2.3 "By	te-Orie	ented and	
		Bi	t-Orient	ed Instru	ctions	in Indexed	
		Li	teral Off	set Mode	e" for c	letails.	
vvoro	IS:	1					
	to. Nolo Activity:	I					
QU			02	0	3	04	
	Decode		Read	Proc	ess	Write to	
		re	gister 'f'	Dat	ta	destination	
Exan	<u>nple 1:</u>	2	SUBWFB	REG, 1	L, O		
	Before Instruc	tion	19h	(000	1 100	1)	
	W	=	0Dh	(000	0 110	1)	
	C After Instructio	= n	1				
	REG	=	0Ch	(000	0 101	1)	
	č	=	1	(000	0 110	1)	
	Z	=	0	· resu	lt is no	sitive	
Exan	nple 2:	5	SUBWFB	REG, 0	, 0		
	Before Instruc	tion					
	REG W C	= = =	1Bh 1Ah 0	(000 (000	1 101 1 101	.1) .0)	
	After Instructio REG W	on = =	1Bh 00h	(000	1 101	1)	
	Z N	=	1 0	; resu	lt is ze	ro	
Exan	<u>nple 3:</u>	2	SUBWFB	REG, 1	L, O		
	Before Instruc REG W C	tion = = =	03h 0Eh 1	(000 (000	0 001 0 110	1) 1)	
	After Instructio	n =	F5h	(111	1 010	0)	
	W C	=	0Eh 0	; [2's (000	comp] 0 110	1)	
	Z N	=	0 1	; resu	lt is ne	gative	

SWAPF	Swap f					
Syntax:	SWAPF f	{,d {,a}}				
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in [0,1] \\ a \in [0,1] \end{array}$	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$ $(f < 2 \cdot 0^{2}) \longrightarrow doct < 7 \cdot 4^{2}$				
Operation:	(f<3:0>) → (f<7:4>) →	dest<7:4 dest<3:0	l>,)>			
Status Affected:	None	None				
Encoding:	0011	10da	fff	f	ffff	
Description:	The upper a 'f' are excha- is placed in re- lf 'a' is '0', t If 'a' is '1', t GPR bank. If 'a' is '0' a set is enabl in Indexed mode wher Section 24 Bit-Oriente Literal Offs	The upper and lower nibbles of register 'f' are exchanged. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed in register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 24.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed				
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q	3		Q4	
Decode	Read register 'f'	Proce Dat	ess a	W des	/rite to stination	
Example: Before Instruc REG After Instructio REG	SWAPF F tion = 53h on = 35h	REG, 1,	0			

TBL	RD	Table Read							
Synta	ax:	TBLRD (*;	*+; *-; +	*)					
Oper	ands:	None							
Oper	ration:	if TBLRD *, (Prog Mem (TBLPTR)) \rightarrow TABLAT, TBLPTR – No Change; if TBLRD *+, (Prog Mem (TBLPTR)) \rightarrow TABLAT, (TBLPTR) + 1 \rightarrow TBLPTR; if TBLRD *-, (Prog Mem (TBLPTR)) \rightarrow TABLAT, (TBLPTR) – 1 \rightarrow TBLPTR; if TBLRD +*, (TBLPTR) + 1 \rightarrow TBLPTR, (Prog Mem (TBLPTR)) \rightarrow TABLAT							
Statu	s Affected:	None							
Enco	oding:	0000	10nn nn=0 * =1 *+ =2 *- =3 +*						
		bh: This instruction is used to read the contents of Program Memory (P.M.). To address the program memory, a pointer called Table Pointer (TBLPTR) is used. The TBLPTR (a 21-bit pointer) points to each byte in the program memory. TBLPTR has a 2-Mbyte address range. TBLPTR[0] = 0: Least Significant Byte of Program Memory Word TBLPTR[0] = 1: Most Significant Byte of Program Memory Word							
		of TBLPTR	as follo	ion can mo ws:	dity the value				
 no change post-increment post-decrement 									
Word	ls:	1	nont						
Cvcle		2							
00	vole Activity	-							
Q U	Q1	Q2		Q3	Q4				
	Decode	No	on (No	No				
	No	No opera	tion	No	No operation				
	operation	(Read Pro	gram	operation	(Write TABLAT)				

TBLRD Table Read (Continued)

Example 1:	TBLRD	*+	;	
Before Instruction	on			
TABLAT			=	55h
MEMORY	(00A356h)	=	00A356n 34h
After Instruction		,		
TABLAT			=	34h
TBLPTR			=	00A357h
Example 2:	TBLRD	+*	;	
Before Instruction	on			
TABLAT			=	AAh
TBLPTR	(01 A 257h	`	=	01A357h
MEMORY	(01A358h	{	=	34h
After Instruction		,		
TABLAT			=	34h
TBLPTR			=	01A358h

Memory)



TABLE 26-18:	I ² C™ BUS	START/STOP	BITS REQUIREMENTS	(SLAVE MODE)
--------------	-----------------------	------------	--------------------------	--------------

Param. No.	Symbol	Characteristic		Min	Мах	Units	Conditions
90	TSU:STA	Start Condition	100 kHz mode	4700	—	ns	Only relevant for Repeated
		Setup Time	400 kHz mode	600	—		Start condition
91	THD:STA	Start Condition	100 kHz mode	4000	—	ns	After this period, the first
		Hold Time	400 kHz mode	600	—		clock pulse is generated
92	Tsu:sto	Stop Condition	100 kHz mode	4700		ns	
		Setup Time	400 kHz mode	600	—		
93	THD:STO	Stop Condition	100 kHz mode	4000	—	ns	
		Hold Time	400 kHz mode	600			

FIGURE 26-18: I²C[™] BUS DATA TIMING





FIGURE 27-4: TYPICAL T1OSC DELTA CURRENT vs. VDD ACROSS TEMP. (DEVICE IN SLEEP, T1OSC IN LOW-POWER MODE)

FIGURE 27-5: MAXIMUM T1OSC DELTA CURRENT vs. Vdd ACROSS TEMP. (DEVICE IN SLEEP, TIOSC IN LOW-POWER MODE)



© 2008 Microchip Technology Inc.



FIGURE 27-8: TYPICAL BOR DELTA CURRENT vs. VDD ACROSS TEMP. (BORV = 2.7V, SLEEP MODE)