



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	25MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, HLVD, POR, PWM, WDT
Number of I/O	25
Program Memory Size	64KB (32K x 16)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	3.8K x 8
Voltage - Supply (Vcc/Vdd)	4.2V ~ 5.5V
Data Converters	A/D 10x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Through Hole
Package / Case	28-DIP (0.300", 7.62mm)
Supplier Device Package	28-SPDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f2620-e-sp

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



28/40/44-Pin Enhanced Flash Microcontrollers with 10-Bit A/D and nanoWatt Technology

Power Management Features:

- Run: CPU on, Peripherals on
- Idle: CPU off, Peripherals on
- Sleep: CPU off, Peripherals off
- Ultra Low 50nA Input Leakage
- Run mode Currents Down to 11 μA Typical
- Idle mode Currents Down to 2.5 μA Typical
- Sleep mode Current Down to 100 nA Typical
- Timer1 Oscillator: 900 nA, 32 kHz, 2V
- Watchdog Timer: 1.4 μA, 2V Typical
- Two-Speed Oscillator Start-up

Flexible Oscillator Structure:

- Four Crystal modes, up to 40 MHz
- 4x Phase Lock Loop (PLL) Available for Crystal and Internal Oscillators
- Two External RC modes, up to 4 MHz
- Two External Clock modes, up to 40 MHz
- Internal Oscillator Block:
 - Fast wake from Sleep and Idle, 1 µs typical
 - 8 use-selectable frequencies, from 31 kHz to 8 MHz
 - Provides a complete range of clock speeds from 31 kHz to 32 MHz when used with PLL
 - · User-tunable to compensate for frequency drift
- Secondary Oscillator using Timer1 @ 32 kHz
- Fail-Safe Clock Monitor:
 - Allows for safe shutdown if peripheral clock stops

Peripheral Highlights:

- High-Current Sink/Source 25 mA/25 mA
- Three Programmable External Interrupts
- Four Input Change Interrupts
- Up to 2 Capture/Compare/PWM (CCP) modules, one with Auto-Shutdown (28-pin devices)
- Enhanced Capture/Compare/PWM (ECCP) module (40/44-pin devices only):
 - One, two or four PWM outputs
 - Selectable polarity
 - Programmable dead time
 - Auto-shutdown and auto-restart

Peripheral Highlights (Continued):

- Master Synchronous Serial Port (MSSP) module Supporting 3-Wire SPI (all 4 modes) and I²C[™] Master and Slave modes
- Enhanced Addressable USART module:
 - Supports RS-485, RS-232 and LIN/J2602
 - RS-232 operation using internal oscillator block (no external crystal required)
 - Auto-wake-up on Start bit
 - Auto-Baud Detect
- 10-Bit, up to 13-Channel Analog-to-Digital (A/D) Converter module:
 - Auto-acquisition capability
 - Conversion available during Sleep
- Dual Analog Comparators with Input Multiplexing
- Programmable 16-Level High/Low-Voltage
 Detection (HLVD) module:
 - Supports interrupt on High/Low-Voltage Detection

Special Microcontroller Features:

- C Compiler Optimized Architecture:
 - Optional extended instruction set designed to optimize re-entrant code
- 100,000 Erase/Write Cycle Enhanced Flash Program Memory Typical
- 1,000,000 Erase/Write Cycle Data EEPROM Memory Typical
- Flash/Data EEPROM Retention: 100 Years Typical
- Self-Programmable under Software Control
- · Priority Levels for Interrupts
- 8 x 8 Single-Cycle Hardware Multiplier
- Extended Watchdog Timer (WDT):
 Programmable period from 4 ms to 131s
- Single-Supply 5V In-Circuit Serial Programming[™] (ICSP[™]) via Two Pins
- In-Circuit Debug (ICD) via Two Pins
- Wide Operating Voltage Range: 2.0V to 5.5V
- Programmable Brown-out Reset (BOR) with Software Enable Option

	Prog	ram Memory	Data	Memory		10 Bit	CCP/	MS	SSP	RT		Timoro
Device	Flash (bytes)	# Single-Word Instructions	SRAM (bytes)	EEPROM (bytes)	I/O	10-ыі A/D (ch)	ECCP (PWM)	SPI	Master I ² C™	EUSA	Comp.	8/16-Bit
PIC18F2525	48K	24576	3968	1024	25	10	2/0	Y	Y	1	2	1/3
PIC18F2620	64K	32768	3968	1024	25	10	2/0	Y	Y	1	2	1/3
PIC18F4525	48K	24576	3968	1024	36	13	1/1	Y	Y	1	2	1/3
PIC18F4620	64K	32768	3968	1024	36	13	1/1	Y	Y	1	2	1/3

4.0 RESET

The PIC18F2525/2620/4525/4620 devices differentiate between various kinds of Reset:

- a) Power-on Reset (POR)
- b) MCLR Reset during normal operation
- c) MCLR Reset during power-managed modes
- d) Watchdog Timer (WDT) Reset (during execution)
- e) Programmable Brown-out Reset (BOR)
- f) RESET Instruction
- g) Stack Full Reset
- h) Stack Underflow Reset

This section discusses Resets generated by MCLR, POR and BOR and covers the operation of the various start-up timers. Stack Reset events are covered in Section 5.1.2.4 "Stack Full and Underflow Resets". WDT Resets are covered in Section 23.2 "Watchdog Timer (WDT)". A simplified block diagram of the On-Chip Reset Circuit is shown in Figure 4-1.

4.1 RCON Register

Device Reset events are tracked through the RCON register (Register 4-1). The lower five bits of the register indicate that a specific Reset event has occurred. In most cases, these bits can only be cleared by the event and must be set by the application after the event. The state of these flag bits, taken together, can be read to indicate the type of Reset that just occurred. This is described in more detail in **Section 4.6** "**Reset State of Registers**".

The RCON register also has control bits for setting interrupt priority (IPEN) and software control of the BOR (SBOREN). Interrupt priority is discussed in Section 10.0 "Interrupts". BOR is covered in Section 4.4 "Brown-out Reset (BOR)".





6.6 Operation During Code-Protect

Data EEPROM memory has its own code-protect bits in Configuration Words. External read and write operations are disabled if code protection is enabled.

The microcontroller itself can both read and write to the internal data EEPROM, regardless of the state of the code-protect Configuration bit. Refer to Section 23.0 "Special Features of the CPU" for additional information.

6.7 Protection Against Spurious Write

There are conditions when the device may not want to write to the data EEPROM memory. To protect against spurious EEPROM writes, various mechanisms have been implemented. On power-up, the WREN bit is cleared. In addition, writes to the EEPROM are blocked during the Power-up Timer period (TPWRT, parameter 33).

The write initiate sequence and the WREN bit together help prevent an accidental write during Brown-out Reset, power glitch or software malfunction.

6.8 Using the Data EEPROM

The data EEPROM is a high-endurance, byte-addressable array that has been optimized for the storage of frequently changing information (e.g., program variables or other data that are updated often). Frequently changing values will typically be updated more often than specification D124. If this is not the case, an array refresh must be performed. For this reason, variables that change infrequently (such as constants, IDs, calibration, etc.) should be stored in Flash program memory.

A simple data EEPROM refresh routine is shown in Example 6-3.

Note: If data EEPROM is only used to store constants and/or data that changes often, an array refresh is likely not required. See specification D124.

	CLRF	EEADR	; Start at address 0
	CLRF	EEADRH	;
	BCF	EECON1, CFGS	; Set for memory
	BCF	EECON1, EEPGD	; Set for Data EEPROM
	BCF	INTCON, GIE	; Disable interrupts
	BSF	EECON1, WREN	; Enable writes
Loop			; Loop to refresh array
	BSF	EECON1, RD	; Read current address
	MOVLW	55h	;
	MOVWF	EECON2	; Write 55h
	MOVLW	0AAh	i
	MOVWF	EECON2	; Write OAAh
	BSF	EECON1, WR	; Set WR bit to begin write
	BTFSC	EECON1, WR	; Wait for write to complete
	BRA	\$-2	
	INCFSZ	EEADR, F	; Increment address
	BRA	LOOP	; Not zero, do it again
	INCFSZ	EEADRH, F	; Increment the high address
	BRA	LOOP	; Not zero, do it again
	BCF	EECON1, WREN	; Disable writes
	BSF	INTCON, GIE	; Enable interrupts

EXAMPLE 6-3: DATA EEPROM REFRESH ROUTINE

7.0 FLASH PROGRAM MEMORY

The Flash program memory is readable, writable and erasable during normal operation over the entire VDD range.

A read from program memory is executed on one byte at a time. A write to program memory is executed on blocks of 64 bytes at a time. Program memory is erased in blocks of 64 bytes at a time. A bulk erase operation may not be issued from user code.

Writing or erasing program memory will cease instruction fetches until the operation is complete. The program memory cannot be accessed during the write or erase, therefore, code cannot execute. An internal programming timer terminates program memory writes and erases.

A value written to program memory does not need to be a valid instruction. Executing a program memory location that forms an invalid instruction results in a NOP.

7.1 Table Reads and Table Writes

In order to read and write program memory, there are two operations that allow the processor to move bytes between the program memory space and the data RAM:

- Table Read (TBLRD)
- Table Write (TBLWT)

The program memory space is 16 bits wide, while the data RAM space is 8 bits wide. Table reads and table writes move data between these two memory spaces through an 8-bit register (TABLAT).

Table read operations retrieve data from program memory and place it into the data RAM space. Figure 7-1 shows the operation of a table read with program memory and data RAM.

Table write operations store data from the data memory space into holding registers in program memory. The procedure to write the contents of the holding registers into program memory is detailed in **Section 7.5** "**Writing to Flash Program Memory**". Figure 7-2 shows the operation of a table write with program memory and data RAM.

Table operations work with byte entities. A table block containing data, rather than program instructions, is not required to be word aligned. Therefore, a table block can start and end at any byte address. If a table write is being used to write executable code into program memory, program instructions will need to be word-aligned.

FIGURE 7-1: TABLE READ OPERATION



9.2 PORTB, TRISB and LATB Registers

PORTB is an 8-bit wide, bidirectional port. The corresponding Data Direction register is TRISB. Setting a TRISB bit (= 1) will make the corresponding PORTB pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISB bit (= 0) will make the corresponding PORTB pin an output (i.e., put the contents of the output latch on the selected pin).

The Data Latch register (LATB) is also memory mapped. Read-modify-write operations on the LATB register read and write the latched output value for PORTB.

CLRF	PORTB	<pre>; Initialize PORTB by ; clearing output</pre>
CLRF	LATB	; data latches ; Alternate method ; to clear output
MOVEW	በሞክ	; data latches
MOVEW	ADCON1	; digital I/O pins
		; (required if config bit ; PBADEN is set)
MOVLW	0CFh	; Value used to
		; initialize data ; direction
MOVWF	TRISB	; Set RB<3:0> as inputs ; RB<5:4> as outputs ; RB<7:6> as inputs

Each of the PORTB pins has a weak internal pull-up. A single control bit can turn on all the pull-ups. This is performed by clearing bit, RBPU (INTCON2<7>). The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on a Power-on Reset.

Note: On a Power-on Reset, RB4:RB0 are configured as analog inputs by default and read as '0'; RB7:RB5 are configured as digital inputs. By programming the Configuration bit,

PBADEN, RB4:RB0 will alternatively be configured as digital inputs on POR.

Four of the PORTB pins (RB7:RB4) have an interrupton-change feature. Only pins configured as inputs can cause this interrupt to occur (i.e., any RB7:RB4 pin configured as an output is excluded from the interrupton-change comparison). The input pins (of RB7:RB4) are compared with the old value latched on the last read of PORTB. The "mismatch" outputs of RB7:RB4 are ORed together to generate the RB Port Change Interrupt with Flag bit, RBIF (INTCON<0>).

This interrupt can wake the device from the Sleep mode, or any of the Idle modes. The user, in the Interrupt Service Routine, can clear the interrupt in the following manner:

- a) Any read or write of PORTB (except with the MOVFF (ANY), PORTB instruction).
- b) 1 Tcy.
- c) Clear flag bit, RBIF.

A mismatch condition will continue to set flag bit, RBIF. Reading PORTB and waiting 1 TCY will end the mismatch condition and allow flag bit, RBIF, to be cleared.

The interrupt-on-change feature is recommended for wake-up on key depression operation and operations where PORTB is only used for the interrupt-on-change feature. Polling of PORTB is not recommended while using the interrupt-on-change feature.

RB3 can be configured by the Configuration bit, CCP2MX, as the alternate peripheral pin for the CCP2 module (CCP2MX = 0).

TABLE 9-4:	SUMMARY OF REGISTERS ASSOCIATED WITH PORTB

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	52
LATB	B PORTB Data Latch Register (Read and Write to Data Latch)								52
TRISB	PORTB Data Direction Control Register							52	
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	49
INTCON2	RBPU	INTEDG0	INTEDG1	INTEDG2	—	TMR0IP	—	RBIP	49
INTCON3	INT2IP	INT1IP	_	INT2IE	INT1IE	—	INT2IF	INT1IF	49
ADCON1	_	—	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0	51

Legend: — = unimplemented, read as '0'. Shaded cells are not used by PORTB.

10.0 INTERRUPTS

The PIC18F2525/2620/4525/4620 devices have multiple interrupt sources and an interrupt priority feature that allows most interrupt sources to be assigned a high-priority level or a low-priority level. The high-priority interrupt vector is at 0008h and the low-priority interrupt vector is at 0018h. High-priority interrupts will interrupt any low-priority interrupts that may be in progress.

There are ten registers which are used to control interrupt operation. These registers are:

- RCON
- INTCON
- INTCON2
- INTCON3
- PIR1, PIR2
- PIE1, PIE2
- IPR1, IPR2

It is recommended that the Microchip header files supplied with MPLAB[®] IDE be used for the symbolic bit names in these registers. This allows the assembler/ compiler to automatically take care of the placement of these bits within the specified register.

In general, interrupt sources have three bits to control their operation. They are:

- Flag bit to indicate that an interrupt event occurred
- Enable bit that allows program execution to branch to the interrupt vector address when the flag bit is set
- **Priority bit** to select high priority or low priority

The interrupt priority feature is enabled by setting the IPEN bit (RCON<7>). When interrupt priority is enabled, there are two bits which enable interrupts globally. Setting the GIEH bit (INTCON<7>) enables all interrupts that have the priority bit set (high priority). Setting the GIEL bit (INTCON<6>) enables all interrupts that have the priority bit cleared (low priority). When the interrupt flag, enable bit and appropriate global interrupt enable bit are set, the interrupt will vector immediately to address 0008h or 0018h, depending on the priority bit setting. Individual interrupts can be disabled through their corresponding enable bits.

When the IPEN bit is cleared (default state), the interrupt priority feature is disabled and interrupts are compatible with PIC[®] mid-range devices. In Compatibility mode, the interrupt priority bits for each source have no effect. INTCON<6> is the PEIE bit, which enables/disables all peripheral interrupt sources. INTCON<7> is the GIE bit, which enables/disables all interrupt sources. All interrupts branch to address 0008h in Compatibility mode.

When an interrupt is responded to, the global interrupt enable bit is cleared to disable further interrupts. If the IPEN bit is cleared, this is the GIE bit. If interrupt priority levels are used, this will be either the GIEH or GIEL bit. High-priority interrupt sources can interrupt a lowpriority interrupt. Low-priority interrupts are not processed while high-priority interrupts are in progress.

The return address is pushed onto the stack and the PC is loaded with the interrupt vector address (0008h or 0018h). Once in the Interrupt Service Routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bits must be cleared in software before re-enabling interrupts to avoid recursive interrupts.

The "return from interrupt" instruction, RETFIE, exits the interrupt routine and sets the GIE bit (GIEH or GIEL if priority levels are used), which re-enables interrupts.

For external interrupt events, such as the INTx pins or the PORTB input change interrupt, the interrupt latency will be three to four instruction cycles. The exact latency is the same for one or two-cycle instructions. Individual interrupt flag bits are set, regardless of the status of their corresponding enable bit or the GIE bit.

Note: Do not use the MOVFF instruction to modify any of the interrupt control registers while any interrupt is enabled. Doing so may cause erratic microcontroller behavior.

10.2 PIR Registers

The PIR registers contain the individual flag bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are two Peripheral Interrupt Request (Flag) registers (PIR1 and PIR2).

- Note 1: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the Global Interrupt Enable bit, GIE (INTCON<7>).
 - 2: User software should ensure the appropriate interrupt flag bits are cleared prior to enabling an interrupt and after servicing that interrupt.

REGISTER 10-4: PIR1: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 1

R/W-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	PSPIF: Parallel Slave Port Read/Write Interrupt Flag bit ⁽¹⁾
	 1 = A read or a write operation has taken place (must be cleared in software) 0 = No read or write has occurred
bit 6	ADIF: A/D Converter Interrupt Flag bit
	 1 = An A/D conversion completed (must be cleared in software) 0 = The A/D conversion is not complete
bit 5	RCIF: EUSART Receive Interrupt Flag bit
	 1 = The EUSART receive buffer, RCREG, is full (cleared when RCREG is read) 0 = The EUSART receive buffer is empty
bit 4	TXIF: EUSART Transmit Interrupt Flag bit
	 1 = The EUSART transmit buffer, TXREG, is empty (cleared when TXREG is written) 0 = The EUSART transmit buffer is full
bit 3	SSPIF: Master Synchronous Serial Port Interrupt Flag bit
	 1 = The transmission/reception is complete (must be cleared in software) 0 = Waiting to transmit/receive
bit 2	CCP1IE: CCP1 Interrupt Flag bit
5	<u>Capture mode:</u> 1 = A TMR1 register capture occurred (must be cleared in software) 0 = No TMR1 register capture occurred
	Capture mode: 1 = A TMR1 register capture occurred (must be cleared in software) 0 = No TMR1 register capture occurred Compare mode: 1 = A TMR1 register compare match occurred (must be cleared in software) 0 = No TMR1 register compare match occurred (must be cleared in software) 0 = No TMR1 register compare match occurred PWM mode: Unused in this mode.
bit 1	Capture mode: 1 = A TMR1 register capture occurred (must be cleared in software) 0 = No TMR1 register capture occurred Compare mode: 1 = A TMR1 register compare match occurred (must be cleared in software) 0 = No TMR1 register compare match occurred (must be cleared in software) 0 = No TMR1 register compare match occurred PWM mode: Unused in this mode. TMR2IF: TMR2 to PR2 Match Interrupt Flag bit
bit 1	Capture mode: 1 = A TMR1 register capture occurred (must be cleared in software) 0 = No TMR1 register capture occurred Compare mode: 1 = A TMR1 register compare match occurred (must be cleared in software) 0 = No TMR1 register compare match occurred (must be cleared in software) 0 = No TMR1 register compare match occurred PWM mode: Unused in this mode. TMR2IF: TMR2 to PR2 Match Interrupt Flag bit 1 = TMR2 to PR2 match occurred (must be cleared in software) 0 = No TMR2 to PR2 match occurred
bit 1 bit 0	Capture mode: 1 = A TMR1 register capture occurred (must be cleared in software) 0 = No TMR1 register capture occurred Compare mode: 1 = A TMR1 register compare match occurred (must be cleared in software) 0 = No TMR1 register compare match occurred (must be cleared in software) 0 = No TMR1 register compare match occurred PWM mode: Unused in this mode. TMR2IF: TMR2 to PR2 Match Interrupt Flag bit 1 = TMR2 to PR2 match occurred (must be cleared in software) 0 = No TMR2 to PR2 match occurred TMR1IF: TMR1 Overflow Interrupt Flag bit
bit 1 bit 0	Capture mode: 1 = A TMR1 register capture occurred (must be cleared in software) 0 = No TMR1 register capture occurred Compare mode: 1 = A TMR1 register compare match occurred (must be cleared in software) 0 = No TMR1 register compare match occurred (must be cleared in software) 0 = No TMR1 register compare match occurred PWM mode: Unused in this mode. TMR2IF: TMR2 to PR2 Match Interrupt Flag bit 1 = TMR2 to PR2 match occurred (must be cleared in software) 0 = No TMR2 to PR2 match occurred TMR1IF: TMR1 Overflow Interrupt Flag bit 1 = TMR1 register overflowed (must be cleared in software) 0 = TMR1 register overflowed (must be cleared in software) 0 = TMR1 register overflowed (must be cleared in software) 0 = TMR1 register did not overflow

Note 1: This bit is unimplemented on 28-pin devices and will read as '0'.

17.3.2 OPERATION

When initializing the SPI, several options need to be specified. This is done by programming the appropriate control bits (SSPCON1<5:0> and SSPSTAT<7:6>). These control bits allow the following to be specified:

- Master mode (SCK is the clock output)
- Slave mode (SCK is the clock input)
- Clock Polarity (Idle state of SCK)
- Data Input Sample Phase (middle or end of data output time)
- Clock Edge (output data on rising/falling edge of SCK)
- Clock Rate (Master mode only)
- Slave Select mode (Slave mode only)

The MSSP consists of a transmit/receive shift register (SSPSR) and a buffer register (SSPBUF). The SSPSR shifts the data in and out of the device, MSb first. The SSPBUF holds the data that was written to the SSPSR until the received data is ready. Once the 8 bits of data have been received, that byte is moved to the SSPBUF register. Then, the Buffer Full detect bit, BF (SSPSTAT<0>) and the interrupt flag bit, SSPIF, are set. This double-buffering of the received data (SSPBUF) allows the next byte to start reception before reading the data that was just received. Any write to the SSPBUF register during transmission/reception of data will be ignored and the write collision detect bit, WCOL

(SSPCON1<7>), will be set. User software must clear the WCOL bit so that it can be determined if the following write(s) to the SSPBUF register completed successfully.

When the application software is expecting to receive valid data, the SSPBUF should be read before the next byte of data to transfer is written to the SSPBUF. The Buffer Full bit, BF (SSPSTAT<0>), indicates when SSPBUF has been loaded with the received data (transmission is complete). When the SSPBUF is read, the BF bit is cleared. This data may be irrelevant if the SPI is only a transmitter. Generally, the MSSP interrupt is used to determine when the transmission/reception has completed. The SSPBUF must be read and/or written. If the interrupt method is not going to be used, then software polling can be done to ensure that a write collision does not occur. Example 17-1 shows the loading of the SSPBUF (SSPSR) for data transmission.

The SSPSR is not directly readable or writable and can only be accessed by addressing the SSPBUF register. Additionally, the MSSP status register (SSPSTAT) indicates the various status conditions.

Note:	The SSPBUF regis	ster cannot be	used v	vith
	read-modify-write	instructions	such	as
	BCF, BTFSC and C	OMF, etc.		

Note: To avoid lost data in Master mode, a read of the SSPBUF must be performed to clear the Buffer Full (BF) detect bit (SSPSTAT<0>) between each transmission.

EXAMPLE 17-1: LOADING THE SSPBUF (SSPSR) REGISTER

LOOP	BTFSS BRA MOVF	SSPSTAT, BF LOOP SSPBUF, W	<pre>;Has data been received (transmit complete)? ;No ;WREG reg = contents of SSPBUF</pre>
	MOVWF	RXDATA	;Save in user RAM, if data is meaningful
	MOVF MOVWF	TXDATA, W SSPBUF	;W reg = contents of TXDATA ;New data to xmit









DAW	Decimal A	djust W Re	gister	DECF		Decremer	nt f		
Syntax:	DAW		Syntax	:	DECF f{,d	{,a}}			
Operands:	None		Operar	nds:	$0 \le f \le 255$	$0 \leq f \leq 255$			
Operation:	If $[W<3:0> > 9]$ or $[DC = 1]$ then, (W<3:0>) + 6 \rightarrow W<3:0>; else,						d ∈ [0,1] a ∈ [0,1]		
				Operat	ion:	$(f) - 1 \rightarrow de$	st		
	(W<3:0>) –	→ W<3:0>;		Status	Affected:	C, DC, N, C	V, Z		
	lf [W<7:4> +	+ DC > 9] or [C	C = 1] then,	Encodi	ng:	0000	01da ff:	Ef ffff	
	(W<7:4>) + else, (W<7:4>) +	$6 + DC \rightarrow W <$ DC $\rightarrow W < 7:43$	<7:4> ; >	Descrip	otion:	Decrement result is stor	register 'f'. If ' red in W. If 'd' red back in re	d' is '0', the is '1', the gister 'f'	
Status Affected:	С					(default).		giotor	
Encoding:	0000	0000 000	0 0111			If 'a' is '0', the lf 'a' is '1', the lf 'a' is '1'	ne Access Bai ne BSR is use	nk is selected. d to select the	
Description: DAW adjusts the eig resulting from the ea variables (each in pa and produces a corr result.		s the eight-bit m the earlier a ach in packed es a correct pa	value in W, addition of two BCD format) acked BCD	NO at)		If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See			
Words:	1					Section 24. Bit-Oriente	2.3 "Byte-Or d Instruction	ented and	
Cycles:	1					Literal Offs	et Mode" for	details.	
Q Cycle Activity:				Words:		1			
Q1	Q2	Q3	Q4	Cycles	:	1			
Decode	Read register W	Process Data	Write W	Q Cyc	le Activity:				
Example 1:				Г	Q1	Q2	Q3	Q4	
	DAW				Decode	Read register 'f'	Process Data	Write to destination	
Before Instruc	tion			L		- 3 - 1			
W	= A5h = 0			<u>Examp</u>	le:	DECF C	CNT, 1, 0		
DC	= 0			Be	efore Instruc	ction			
After Instructio	on 				CNT Z	= 01h = 0			
W	= 05h - 1			Af	ter Instructi	_ 0 on			
DC	= 0				ÇNT	= 00h			
Example 2:					Ζ	= 1			
Before Instruc	tion								
W	= CEh = 0								
DC	= 0								
After Instruction	on								
W	= 34h								
DC	= 0								

Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
F10	Fosc	Oscillator Frequency Range	4	_	10	MHz	HS mode only
F11	Fsys	On-Chip VCO System Frequency	16	—	40	MHz	HS mode only
F12	t _{rc}	PLL Start-up Time (Lock Time)	—	—	2	ms	
F13	ΔCLK	CLKO Stability (Jitter)	-2	—	+2	%	

TABLE 26-7: PLL CLOCK TIMING SPECIFICATIONS (VDD = 4.2V TO 5.5V	TABLE 26-7:	PLL CLOCK TIMING SPECIFICATIONS (VDD = 4.2V TO 5.5V
-----------------------------------------------------------------	-------------	-----------------------------------------------------

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

TABLE 26-8: AC CHARACTERISTICS: INTERNAL RC ACCURACY PIC18F2525/2620/4525/4620 (INDUSTRIAL) PIC18LF2525/2620/4525/4620 (INDUSTRIAL)

PIC18L (Ind	F2525/2620/4525/4620 ustrial)	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial						
PIC18F: (Inde	2525/2620/4525/4620 ustrial)	Standar Operatin	Standard Operating Conditions (unless otherwise stated) Diperating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial					
Param Device		Min	Тур	Max	Units	Conditions		
	INTOSC Accuracy @ Freq = 8 MHz		4 MHz, 2 MHz, 1 MHz, 500 kHz, 250 kHz, 125 kHz, 31 kHz ⁽¹⁾					
	PIC18LF2525/2620/4525/4620	-2	+/-1	2	%	+25°C	VDD = 2.7-3.3V	
		-5	+/-1	5	%	-40°C to +85°C	VDD = 2.7-3.3V	
	PIC18F2525/2620/4525/4620	-2	+/-1	2	%	+25°C	VDD = 4.5-5.5V	
		-5	+/-1	5	%	-40°C to +85°C	VDD = 4.5-5.5V	
	INTRC Accuracy @ Freq = 31 kHz							
	PIC18LF2525/2620/4525/4620	26.562		35.938	kHz	-40°C to +85°C	VDD = 2.7-3.3V	
	PIC18F2525/2620/4525/4620	26.562	_	35.938	kHz	-40°C to +85°C	VDD = 4.5-5.5V	

Legend: Shading of rows is to assist in readability of the table.

Note 1: Frequency calibrated at 25°C. OSCTUNE register can be used to compensate for temperature drift.



FIGURE 26-8: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING

FIGURE 26-9: BROWN-OUT RESET TIMING



TABLE 26-10:RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER
AND BROWN-OUT RESET REQUIREMENTS

Param. No.	Symbol	Characteristic	Min	Тур	Мах	Units	Conditions
30	TmcL	MCLR Pulse Width (low)	2			μS	
31	Twdt	Watchdog Timer Time-out Period (no postscaler)	3.4	4.1	4.71	ms	
32	Tost	Oscillation Start-up Timer Period	1024 Tosc		1024 Tosc		Tosc = OSC1 period
33	TPWRT	Power-up Timer Period	55.6	65.5	75.4	ms	
34	Tioz	I/O High-Impedance from MCLR Low or Watchdog Timer Reset	—	2	—	μS	
35	TBOR	Brown-out Reset Pulse Width	200	_	—	μS	$VDD \le BVDD$ (see D005)
36	TIVRST	Time for Internal Reference Voltage to become Stable	_	20	50	μS	
37	Tlvd	High/Low-Voltage Detect Pulse Width	200		—	μS	$VDD \leq VLVD$
38	TCSD	CPU Start-up Time	—	10	—	μS	
39	TIOBST	Time for INTOSC to Stabilize	_	1	_	μS	

© 2008 Microchip Technology Inc.



	TABLE 26-25:	A/D CONVERSION REQUIREMENTS
--	--------------	-----------------------------

Param No.	Symbol	Characteristic			Мах	Units	Conditions
130	Tad	A/D Clock Period PIC18FXXXX		0.7	25.0 ⁽¹⁾	μS	Tosc based, VREF \geq 3.0V
			PIC18LFXXXX	1.4	25.0 ⁽¹⁾	μS	VDD = 2.0V; Tosc based, VREF full range
			PIC18FXXXX		1	μS	A/D RC mode
			PIC18LFXXXX		3	μS	VDD = 2.0V; A/D RC mode
131	TCNV	Conversion Time (not including acquisition)	11	12	Tad		
132	TACQ	Acquisition Time (Note	1.4	—	μS	-40°C to +85°C	
135	Tswc	Switching Time from C		(Note 4)			
TBD	TDIS	Discharge Time	0.2	_	μS		

Note 1: The time of the A/D clock period is dependent on the device frequency and the TAD clock divider.

2: ADRES register may be read on the following TCY cycle.

3: The time for the holding capacitor to acquire the "New" input voltage when the voltage changes full scale after the conversion (VDD to Vss or Vss to VDD). The source impedance (*Rs*) on the input channels is 50Ω.

4: On the following cycle of the device clock.

40-Lead Plastic Dual In-Line (P) – 600 mil Body [PDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	INCHES			
Dimension	n Limits	MIN	NOM	MAX
Number of Pins	N		40	
Pitch	е		.100 BSC	
Top to Seating Plane	Α	-	-	.250
Molded Package Thickness	A2	.125	-	.195
Base to Seating Plane	A1	.015	-	-
Shoulder to Shoulder Width	E	.590	-	.625
Molded Package Width	E1	.485	-	.580
Overall Length	D	1.980	-	2.095
Tip to Seating Plane	L	.115	-	.200
Lead Thickness	С	.008	-	.015
Upper Lead Width	b1	.030	-	.070
Lower Lead Width	b	.014	_	.023
Overall Row Spacing §	eB	_	_	.700

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.

4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-016B

APPENDIX B: DEVICE DIFFERENCES

The differences between the devices listed in this data sheet are shown in Table B-1.

TABLE B-1: DEVICE DIFFERENCES

Features	PIC18F2525	PIC18F2620	PIC18F4525	PIC18F4620
Program Memory (Bytes)	49152	65536	49152	65536
Program Memory (Instructions)	24576	32768	24576	32768
Interrupt Sources	19	19	20	20
I/O Ports	Ports A, B, C, (E)	Ports A, B, C, (E)	Ports A, B, C, D, E	Ports A, B, C, D, E
Capture/Compare/PWM Modules	2	2	1	1
Enhanced Capture/Compare/ PWM Modules	0	0	1	1
Parallel Communications (PSP)	No	No	Yes	Yes
10-Bit Analog-to-Digital Module	10 Input Channels	10 Input Channels	13 Input Channels	13 Input Channels
Packages	28-Pin SPDIP 28-Pin SOIC	28-Pin SPDIP 28-Pin SOIC	40-Pin PDIP 44-Pin TQFP 44-Pin QFN	40-Pin PDIP 44-Pin TQFP 44-Pin QFN

RA3/AN3/V	/REF+13,	17
RA4/T0CKI	I/C1OUT	17
RA5/AN4/S	S/HLVDIN/C20UT 13	17
	ELTO/AN12	10
	-LT0/ANT2	10
RB1/INT1/A	AN1014,	18
RB2/INT2/A	AN814,	18
RB3/AN9/C	CP214,	18
RB4/KBI0/A	AN11	18
RB5/KBI1/F	PGM 14	18
		10
	- 60 14,	10
RB7/KBI3/H	⁵ GD14,	18
RC0/T1OS	O/T13CKI15,	19
RC1/T1OS	I/CCP2	19
RC2/CCP1		15
	/D1 A	10
	/FIA	19
RC3/SCK/S	SCL	19
RC4/SDI/S	DA15,	19
RC5/SDO		19
RC6/TX/Ck	۲ ۱5	19
	С	10
RC//RA/D	I	19
RD0/PSP0		20
RD1/PSP1		20
RD2/PSP2		20
RD3/PSP3		20
		20
	/D4D	20
RD5/PSP5/	/Р1В	20
RD6/PSP6/	/P1C	20
RD7/PSP7/	/P1D	20
RE0/RD/AN	N5	21
	Ne	21
	INO	21
RE2/CS/AN	N7	21
Vdd		21
	45	04
Vss		Z I
Vss Pinout I/O Descr	riptions	21
Vss Pinout I/O Descr	riptions 5/2620	2 I 1 2
Vss Pinout I/O Descr PIC18F252	riptions 25/2620	12
Vss Pinout I/O Descr PIC18F252 PIC18F452	riptions 5/2620 5/4620	21 12 16
Vss Pinout I/O Descr PIC18F252 PIC18F452 PIR Registers	riptions 5/2620 5/4620	21 12 16 14
Vss Pinout I/O Descr PIC18F252 PIC18F452 PIR Registers PLL Frequency I	riptions 5/2620 25/4620	12 16 14 25
Vss Pinout I/O Descr PIC18F252 PIC18F452 PIR Registers PLL Frequency I HSPLL Osc	15, riptions 5/2620 25/4620	12 16 14 25 25
Vss Pinout I/O Descr PIC18F252 PIC18F452 PIR Registers PLL Frequency I HSPLL Osc Use with IN	15, riptions 25/2620	12 16 14 25 25 25
Vss Pinout I/O Descr PIC18F252 PIC18F452 PIR Registers PLL Frequency I HSPLL Osc Use with IN	15, riptions 25/2620	12 16 14 25 25 25
Vss Pinout I/O Descr PIC18F252 PIC18F452 PIR Registers PLL Frequency I HSPLL Osc Use with IN POP	riptions 25/2620	2 1 12 16 14 25 25 25 96
Vss Pinout I/O Descr PIC18F252 PIC18F452 PIR Registers PLL Frequency I HSPLL Osc Use with IN POP POR. See Powe	riptions 25/2620	12 16 14 25 25 25 96
Vss Pinout I/O Descr PIC18F252 PIC18F452 PIR Registers PLL Frequency I HSPLL Osc Use with IN POP POR. See Powe PORTA	15, riptions 5/2620 5/4620 Multiplier cillator Mode ITOSC 20 br-on Reset.	12 16 14 25 25 96
Vss Pinout I/O Descr PIC18F252 PIC18F452 PIR Registers PLL Frequency I HSPLL Osc Use with IN POP POR. See Powe PORTA Associated	Tiptions 15, riptions 25/2620	12 16 14 25 25 96 93
Vss Pinout I/O Descr PIC18F252 PIC18F452 PIR Registers PLL Frequency I HSPLL Osc Use with IN POP POR. See Powe PORTA Associated	riptions 15, riptions 25/2620	12 16 14 25 25 25 96 93
Vss Pinout I/O Descr PIC18F252 PIC18F452 PIR Registers PLL Frequency I HSPLL Osc Use with IN POP POR. See Powe PORTA Associated LATA Regis	Tiptions 15, riptions 25/2620	21 12 16 14 25 25 25 96 93 91
Vss Pinout I/O Descr PIC18F252 PIC18F452 PIR Registers PLL Frequency I HSPLL Osc Use with IN POP POR. See Powe PORTA Associated LATA Regis PORTA Re	riptions 25/2620	21 12 16 14 25 25 25 96 93 91 91
Vss Pinout I/O Descr PIC18F252 PIC18F452 PIR Registers PLL Frequency I HSPLL Osc Use with IN POP POR. See Powe PORTA Associated LATA Regis PORTA Reg TRISA Reg	riptions 15, riptions 25/2620	21 12 16 14 25 25 25 96 93 91 91 91
Vss Pinout I/O Descr PIC18F252 PIC18F452 PIR Registers PLL Frequency I HSPLL Osc Use with IN POP POR. See Powe PORTA Associated LATA Regis PORTA Reg TRISA Reg PORTB	riptions 15, riptions 25/2620	21 12 16 14 25 25 96 93 91 91 91
Vss Pinout I/O Descr PIC18F252 PIC18F452 PIR Registers PLL Frequency I HSPLL Osc Use with IN POP POR. See Powe PORTA Associated LATA Regis PORTA Reg TRISA Reg PORTB Associated	riptions 15, riptions 25/2620	21 12 16 14 25 25 96 93 91 91 91 91
Vss Pinout I/O Descr PIC18F252 PIC18F452 PIR Registers PLL Frequency I HSPLL Osc Use with IN POP POR. See Powe PORTA Associated LATA Regis PORTA Reg PORTB Associated LATB Regi	Tiptions 15, riptions 15/2620	2 1 12 16 14 25 25 25 96 93 91 91 91 91 96
Vss Pinout I/O Descr PIC18F252 PIC18F452 PIR Registers PLL Frequency I HSPLL Osc Use with IN POP POR. See Powe PORTA Associated LATA Regis PORTA Reg TRISA Reg PORTB Associated LATB Regis	15, riptions 25/2620 25/4620 1 Multiplier cillator Mode ITOSC 2 er-on Reset. Registers ster gister ster ster <t< th=""><td>21 12 16 14 25 25 96 93 91 91 91 91 96 94</td></t<>	21 12 16 14 25 25 96 93 91 91 91 91 96 94
Vss Pinout I/O Descr PIC18F252 PIC18F452 PIR Registers PLL Frequency I HSPLL Osc Use with IN POP POR. See Powe PORTA Associated LATA Regis PORTB Associated LATB Regis PORTB Re	15, riptions 25/2620 25/4620 Multiplier cillator Mode ITOSC 2 r-on Reset. Registers ster gister gister gister gister	21 12 16 14 25 25 96 93 91 91 91 91 91 94 94
Vss Pinout I/O Descr PIC18F252 PIC18F452 PIR Registers PLL Frequency I HSPLL Osc Use with IN POP POR. See Powe PORTA Associated LATA Regis PORTA Reg PORTB Associated LATB Regis PORTB Reg PORTB Reg RB7:RB4 Ir	15, riptions 25/2620 25/4620 Multiplier cillator Mode ITOSC er-on Reset. Registers ster gister gister gister offster gister offster offster offster fister offster offster <tr< th=""><td>21 12 16 14 25 25 96 93 91 91 91 91 96 94 94</td></tr<>	21 12 16 14 25 25 96 93 91 91 91 91 96 94 94
Vss Pinout I/O Descr PIC18F252 PIC18F452 PIR Registers PLL Frequency I HSPLL Osc Use with IN POR POR. See Powe PORTA Associated LATA Regis PORTA Reg PORTB Associated LATB Regis PORTB Rescience PORTB Reg RB7:RB4 Ir (RBIF	15, riptions 15/2620 15/4620 15/4620 1 Multiplier 1 Multiplier 1 Multiplier 1 Multiplier 1 Multiplier 1 TOSC 2 rr-on Reset. Registers ster gister gister ster gister registers ster gister gistit	21 12 16 14 25 25 25 96 93 91 91 91 91 94 94 94
Vss Pinout I/O Descr PIC18F252 PIC18F452 PIR Registers PLL Frequency I HSPLL Osc Use with IN POP POR. See Powe PORTA Associated LATA Regis PORTA Reg PORTB Associated LATB Regis PORTB Regris PORTB Regis PORTB Regis PORTB Regis PORTB Regis PORTB Regis PORTB Regis PORTB Regis PORTB Regis PORTB Regis PORTB Regis	15, riptions 15/2620 15/4620 15/4620 1 Multiplier 1 Multiplier 1 Multiplier 1 Multiplier 1 Multiplier 1 1 Mode 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	21 12 16 14 25 25 25 96 93 91 91 91 91 94 94 94
Vss Pinout I/O Descr PIC18F252 PIC18F452 PIR Registers PLL Frequency I HSPLL Osc Use with IN POP POR. See Powe PORTA Associated LATA Regis PORTA Reg PORTB Associated LATB Regis PORTB Reg RB7:RB4 Ir (RBIF TRISB Reg PORTC	15, riptions 15/2620 15/2620 15/4620 1 Multiplier 1 Multiplier 1 Multiplier 1 Mode 1 TOSC 2 or-on Reset. Registers ster gister gister gister offerter gister gister Bit) jister	21 12 16 14 25 25 96 93 91 91 91 91 94 94 94
Vss Pinout I/O Descr PIC18F252 PIC18F452 PIR Registers PLL Frequency I HSPLL Osc Use with IN POP POR. See Powe PORTA Associated LATA Regis PORTA Reg TRISA Reg PORTB Associated LATB Regis PORTB Re RB7:RB4 Ir (RBIF TRISB Reg PORTC Associated	15, riptions 25/2620 25/4620 Multiplier cillator Mode ITOSC er-on Reset. Registers ster rigister rigister gister gister gister gister gister Bit) gister Bit) Bit Registers	21 12 16 14 25 25 96 93 91 91 91 91 94 94 94 94
Vss Pinout I/O Descr PIC18F252 PIC18F452 PIR Registers PLL Frequency I HSPLL Osc Use with IN POP POR. See Powe PORTA Associated LATA Regis PORTA Reg TRISA Reg PORTB Associated LATB Regis PORTB Re RB7:RB4 Ir (RBIF TRISB Reg PORTC Associated	15, riptions 25/2620 25/4620 Multiplier cillator Mode ITOSC 2 r-on Reset. Registers ster gister gister registers ster gister gister gister gister gister gister gister gister gister ster gister fit) gister gister ster ster	21 12 16 14 25 25 96 93 91 91 91 96 94 94 94 94 94
Vss Pinout I/O Descr PIC18F252 PIC18F452 PIC18F452 PIR Registers PLL Frequency I HSPLL Osc Use with IN POP POR. See Powe PORTA Associated LATA Regis PORTA Associated LATB Regis PORTB Associated LATB Regis PORTB Reg RB7:RB4 Ir (RBIF TRISB Reg PORTC Associated LATC Regi	15, riptions 25/2620 25/4620 Multiplier cillator Mode ITOSC 2 rr-on Reset. Registers ster gister ster gister gister <td>21 12 16 14 25 25 96 93 91 91 91 96 94 94 94 94 99 97</td>	21 12 16 14 25 25 96 93 91 91 91 96 94 94 94 94 99 97
Vss Pinout I/O Descr PIC18F252 PIC18F452 PIR Registers PLL Frequency I HSPLL Osc Use with IN POP POR. See Powe PORTA Associated LATA Regis PORTA Reg PORTB Associated LATB Regis PORTB Reg RB7:RB4 Ir (RBIF TRISB Reg PORTC Associated LATC Regi PORTC Reg	15, riptions 25/2620 25/4620 Multiplier cillator Mode ITOSC gister rr-on Reset. Registers ster gister	2 1 12 16 14 25 25 25 96 93 91 91 91 96 94 94 99 94 99 97 97
Vss Pinout I/O Descr PIC18F252 PIC18F452 PIR Registers PLL Frequency I HSPLL Osc Use with IN POP POR. See Powe PORTA Associated LATA Regis PORTA Reg PORTB Associated LATB Regis PORTB Reg PORTB Reg RB7:RB4 II (RBIF TRISB Reg PORTC Associated LATC Regis PORTC Reg	15, riptions 25/2620 25/4620 Multiplier cillator Mode ITOSC er-on Reset. Registers ster gister Scillator Dechange Flag Bit) gister Scillator Registers Scillator Scillator Scillator Scillator Scillator gister gister gister Scillator gister Scillator gister gister gister gister gister gister gister gister	2 1 12 16 14 25 25 9 9 3 9 1 9 1 9 1 9 1 9 9 9 9 9 9 9 9 9
Vss Pinout I/O Descr PIC18F252 PIC18F452 PIR Registers PLL Frequency I HSPLL Osc Use with IN POP POR. See Powe PORTA Associated LATA Regis PORTA Reg PORTB Associated LATB Reg PORTB RB7:RB4 Ir (RBIF TRISB Reg PORTC Associated LATC Regi PORTC Reg PORTC REG RC3/SCK/S TRISC Reg	15, riptions 15/2620 15/2620 15/2620 15/2620 15/2620 15/2620 15/2620 15/2620 15/2620 15/2620 16/2620 1705C 170SC 20 170or Reset. 20 170or Reset. 170sc 20 170or Reset. 20 170sc 21 170sc 22 170sc 22 170sc 21 170sc 22 170sc 22 170sc 23 170sc 170sc <t< th=""><td>2 1 12 16 14 25 25 96 93 91 91 91 96 94 94 99 97 75 97</td></t<>	2 1 12 16 14 25 25 96 93 91 91 91 96 94 94 99 97 75 97
Vss Pinout I/O Descr PIC18F252 PIC18F452 PIR Registers PLL Frequency I HSPLL Osc Use with IN POP POR. See Powe PORTA Associated LATA Regis PORTA Reg PORTB Associated LATB Regis PORTB Reg PORTB Reg RB7:RB4 Ir (RBIF TRISB Reg PORTC Associated LATC Regi PORTC Reg PORTC Reg PORTC Reg	15, riptions 25/2620 25/4620 Multiplier cillator Mode ITOSC 2 r-on Reset. Registers ster gister gister pister registers ster gister gister gister gister ster gister gister gister ster gister fister Scillator Development Scillator Development gister ster gister fister gister gis	2 1 12 16 14 25 25 96 93 91 91 96 94 94 997 975 97
Vss Pinout I/O Descr PIC18F252 PIC18F452 PIR Registers PLL Frequency I HSPLL Osc Use with IN POP POR. See Powe PORTA Associated LATA Regis PORTA Associated LATB Regis PORTB Associated LATB Regis PORTB Reg RB7:RB4 Ir (RBIF TRISB Reg PORTC Associated LATC Regi PORTC Reg PORTC Reg PORTC Reg PORTC Reg PORTC Reg PORTC Reg	15, riptions 25/2620 25/4620 Multiplier cillator Mode ITOSC 2 rr-on Reset. Registers ster gister Scl Pin 1 gister Scl Pin 1	21 12 16 14 25 96 91 91 96 94 997 975 97 97
Vss Pinout I/O Descr PIC18F252 PIC18F452 PIR Registers PLL Frequency I HSPLL Osc Use with IN POP POR. See Powe PORTA Associated LATA Regis PORTA Reg PORTB Associated LATB Regis PORTB RB7:RB4 Ir (RBIF TRISB Reg PORTC Associated LATC Regi PORTC Reg PORTC Reg	15, riptions 25/2620 25/4620 Multiplier cillator Mode ITOSC 2 rr-on Reset. Registers ster gister gister <	21 12 16 14 25 25 96 93 91 91 91 91 96 94 94 99 97 75 97 02
Vss Pinout I/O Descr PIC18F252 PIC18F452 PIR Registers PLL Frequency I HSPLL Osc Use with IN POP POR. See Powe PORTA Associated LATA Regis PORTA Reg PORTB Associated LATB Regis PORTB Reg PORTB Reg PORTB Reg PORTB Reg PORTC Associated LATC Regis PORTC Reg PORTC Reg PORTD Associated LATD Regi	15, riptions 25/2620 25/4620 Multiplier cillator Mode ITOSC er-on Reset. Registers ster gister figister figister gister gister gister gister figister gister	2 1 12 16 14 25 25 96 93 91 91 91 96 94 94 99 97 75 97 02 00
Vss Pinout I/O Descr PIC18F252 PIC18F452 PIR Registers PLL Frequency I HSPLL Osc Use with IN POP POR. See Powe PORTA Associated LATA Regis PORTA Regis PORTB Associated LATB Regis PORTB RERTRB4 Ir (RBIF TRISB Reg PORTC Associated LATC Regi PORTC REG	15, riptions 15/2620 15/4620 1 Multiplier cillator Mode ITOSC 2 rr-on Reset. Registers ster rgister gister gister g	21 12 16 14 25 25 96 93 91 91 91 96 94 94 994 997 97 75 97 02 000 00
Vss Pinout I/O Descr PIC18F252 PIC18F452 PIR Registers PLL Frequency I HSPLL Osc Use with IN POP POR. See Powe PORTA Associated LATA Regis PORTA Reg PORTB Associated LATB Reg PORTB RE RB7:RB4 Ir (RBIF TRISB Reg PORTC Associated LATC Regi PORTC Reg PORTC Reg PORTD Reg PORTD Reg PArallel Sla PORTD REG	15, riptions 25/2620 25/4620 Multiplier cillator Mode ITOSC 2 r-on Reset. Registers ster gister Registers ster gister ScL Pin gister Registers ster we Port (PSP) Function 1 gister 1 gister 1 gister 1 gister 1 gister 1 gister 1 gis	21 12 16 14 25 93 91 91 91 92 93 91 94 99 97 97 97 97 97 97 97 97 97 97 97 97 97 97 97 97 97 97 97 97 97 97 97 97 97 97 97 97 97 97 97 97 97 97 97 97 97 97 97 97 97

TRISD Register 100
PORTE
Associated Registers 105
LATE Register 103
PORTE Register 103
PSP Mode Select (PSPMODE Bit) 100
TRISE Register 103
Power-Managed Modes
and A/D Operation230
and EUSART Operation 205
and PWM Operation159
and SPI Operation
Clock Sources
Clock Transitions and Status Indicators 34
Effects on Clock Sources 31
Entering 22
Enterning
Exiting Idle and Sleep Modes
By Interrupt
By Reset
By WDT Time-out
Without an Oscillator Start-up Delay
Idle Modes
PRI IDLE
BC IDLE 39
SEC IDI E 38
Multiple Sleep Commands 34
Bun Medee
Run Modes
PRI_RUN
RC_RUN
SEC_RUN
Selecting
Sleep Mode
Summary (table)
Power-on Reset (POR)
Power-up Timer (PWRT)
Time-out Sequence 45
Power-up Delays 31
Power-up Timer (PWRT) 31
Droppoler
1 imer2 150
Prescaler, Timer0
Prescaler, Timer2 145
PRI_IDLE Mode
PRI_RUN Mode
Program Counter
PCL, PCH and PCU Registers
PCLATH and PCLATU Registers
Program Memory
And Extended Instruction Set 71
1 WO-VVOID
Interrupt Vector
Look-up Tables56
Map and Stack (diagram)53
Reset Vector53
Program Verification
Programming. Device Instructions
PSP. See Parallel Slave Port.
Pulse-Width Modulation, See PWM (CCP Module)
and PWM (ECCP Module)
PUSH and DOD Instructions
FUOR and POP Instructions
PUSHL

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

To:	Technical Publications Manager	Total Pages Sent
RE:	Reader Response	
From	n: Name	
	Company	
	Address	<u>.</u>
	City / State / ZIP / Country	
	Telephone: ()	FAX: ()
Appli	ication (optional):	
Wou	ld you like a reply?YN	
Devi	ce: PIC18F2525/2620/4525/4620	Literature Number: DS39626E
Ques	stions:	
1. V	What are the best features of this docu	iment?
-		
-		
2. г	now does this document meet your ha	roware and software development needs?
-		
3. E	Do you find the organization of this do	cument easy to follow? If not, why?
_		
_		
4. V	What additions to the document do you	u think would enhance the structure and subject?
-		
5. V	What deletions from the document cou	Id be made without affecting the overall usefulness?
_		-
_		
6. I	s there any incorrect or misleading inf	ormation (what and where)?
-		
- 7 L	low would you improve this desumant	
<i>i</i> . F	tow would you improve this document	
-		
-		