



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	40MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, HLVD, POR, PWM, WDT
Number of I/O	25
Program Memory Size	64KB (32K x 16)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	3.8K x 8
Voltage - Supply (Vcc/Vdd)	4.2V ~ 5.5V
Data Converters	A/D 10x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Through Hole
Package / Case	28-DIP (0.300", 7.62mm)
Supplier Device Package	28-SPDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f2620-i-sp

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

2.7 Clock Sources and Oscillator Switching

Like previous PIC18 devices, the PIC18F2525/2620/ 4525/4620 family includes a feature that allows the device clock source to be switched from the main oscillator to an alternate, low-frequency clock source. PIC18F2525/2620/4525/4620 devices offer two alternate clock sources. When an alternate clock source is enabled, the various power-managed operating modes are available.

Essentially, there are three clock sources for these devices:

- Primary oscillators
- · Secondary oscillators
- Internal oscillator block

The **primary oscillators** include the External Crystal and Resonator modes, the External RC modes, the External Clock modes and the internal oscillator block. The particular mode is defined by the FOSC3:FOSC0 Configuration bits. The details of these modes are covered earlier in this chapter. The **secondary oscillators** are those external sources not connected to the OSC1 or OSC2 pins. These sources may continue to operate even after the controller is placed in a power-managed mode.

PIC18F2525/2620/4525/4620 devices offer the Timer1 oscillator as a secondary oscillator. This oscillator, in all power-managed modes, is often the time base for functions such as a Real-Time Clock (RTC).

Most often, a 32.768 kHz watch crystal is connected between the RC0/T1OSO/T13CKI and RC1/T1OSI pins. Like the LP Oscillator mode circuit, loading capacitors are also connected from each pin to ground.

The Timer1 oscillator is discussed in greater detail in **Section 12.3 "Timer1 Oscillator"**.

In addition to being a primary clock source, the **internal oscillator block** is available as a power-managed mode clock source. The INTRC source is also used as the clock source for several special features, such as the WDT and Fail-Safe Clock Monitor.

The clock sources for the PIC18F2525/2620/4525/4620 devices are shown in Figure 2-8. See **Section 23.0 "Special Features of the CPU"** for Configuration register details.





5.1.1 PROGRAM COUNTER

The Program Counter (PC) specifies the address of the instruction to fetch for execution. The PC is 21 bits wide and is contained in three separate 8-bit registers. The low byte, known as the PCL register, is both readable and writable. The high byte, or PCH register, contains the PC<15:8> bits; it is not directly readable or writable. Updates to the PCH register are performed through the PCLATH register. The upper byte is called PCU. This register contains the PC<20:16> bits; it is also not directly readable or writable. Updates to the PCH register. Updates to the PCU. This register contains the PC<20:16> bits; it is also not directly readable or writable. Updates to the PCU

The contents of PCLATH and PCLATU are transferred to the program counter by any operation that writes PCL. Similarly, the upper two bytes of the program counter are transferred to PCLATH and PCLATU by an operation that reads PCL. This is useful for computed offsets to the PC (see **Section 5.1.4.1 "Computed GOTO**").

The PC addresses bytes in the program memory. To prevent the PC from becoming misaligned with word instructions, the Least Significant bit of PCL is fixed to a value of '0'. The PC increments by 2 to address sequential instructions in the program memory.

The CALL, RCALL, GOTO and program branch instructions write to the program counter directly. For these instructions, the contents of PCLATH and PCLATU are not transferred to the program counter.

5.1.2 RETURN ADDRESS STACK

The return address stack allows any combination of up to 31 program calls and interrupts to occur. The PC is pushed onto the stack when a CALL or RCALL instruction is executed or an interrupt is Acknowledged. The PC value is pulled off the stack on a RETURN, RETLW or a RETFIE instruction. PCLATU and PCLATH are not affected by any of the RETURN or CALL instructions. The stack operates as a 31-word by 21-bit RAM and a 5-bit Stack Pointer, STKPTR. The stack space is not part of either program or data space. The Stack Pointer is readable and writable and the address on the top of the stack is readable and writable through the top-of-stack Special File Registers. Data can also be pushed to, or popped from the stack, using these registers.

A CALL type instruction causes a push onto the stack; the Stack Pointer is first incremented and the location pointed to by the Stack Pointer is written with the contents of the PC (already pointing to the instruction following the CALL). A RETURN type instruction causes a pop from the stack; the contents of the location pointed to by the STKPTR are transferred to the PC and then the Stack Pointer is decremented.

The Stack Pointer is initialized to '00000' after all Resets. There is no RAM associated with the location corresponding to a Stack Pointer value of '00000'; this is only a Reset value. Status bits indicate if the stack is full or has overflowed or has underflowed.

5.1.2.1 Top-of-Stack Access

Only the top of the return address stack (TOS) is readable and writable. A set of three registers, TOSU:TOSH:TOSL, hold the contents of the stack location pointed to by the STKPTR register (Figure 5-2). This allows users to implement a software stack if necessary. After a CALL, RCALL or interrupt, the software can read the pushed value by reading the TOSU:TOSH:TOSL registers. These values can be placed on a user-defined software stack. At return time, the software can return these values to TOSU:TOSH:TOSL and do a return.

The user must disable the global interrupt enable bits while accessing the stack to prevent inadvertent stack corruption.

FIGURE 5-2: RETURN ADDRESS STACK AND ASSOCIATED REGISTERS



R/W-x	R/W-x	U-0	R/W-0	R/W-x	R/W-0	R/S-0	R/S-0	
EEPG	D CFGS	_	FREE	WRERR ⁽¹⁾	WREN	WR	RD	
bit 7		•				·	bit 0	
Legend:		S = Set only b	oit (cannot be	cleared in softwa	are)			
R = Read	lable bit	W = Writable	bit	U = Unimplem	nented bit, rea	d as '0'		
-n = Value	e at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unki	nown	
bit 7 bit 6	EEPGD: Flas 1 = Access F 0 = Access c CFGS: Flash 1 = Access G 0 = Access F	sh Program or E Flash program r data EEPROM r Program/Data Configuration re Flash program of	Data EEPROM nemory nemory EEPROM or 0 gisters or data EEPR0	I Memory Select Configuration Se DM memory	t bit elect bit			
		Read as 1)' - - - - :+					
	1 = Erase th completi 0 = Perform	e program mer on of erase ope write only	nory row addi ration)	essed by TBLF	TR on the ne	ext WR comma	nd (cleared by	
bit 3	WRERR: Fla 1 = A write c operation 0 = The write	sh Program/Da operation is prei n, or an imprope e operation com	ta EEPROM E maturely termi er write attemp ppleted	Fror Flag bit ⁽¹⁾ nated (any Res ot)	et during self-	timed program	ming in normal	
bit 2	WREN: Flash 1 = Allows w 0 = Inhibits v	n Program/Data rite cycles to Fl vrite cycles to F	EEPROM Wr ash program/o lash program/	ite Enable bit data EEPROM data EEPROM				
bit 1	 bit 1 WR: Write Control bit 1 = Initiates a data EEPROM erase/write cycle or a program memory erase cycle or write cycle (The operation is self-timed and the bit is cleared by hardware once write is complete. The WR b can only be set (not cleared) in software.) 0 = Write cycle to the EEPROM is complete 							
bit 0	RD: Read Co 1 = Initiates a be set (n 0 = Does not	ontrol bit an EEPROM re ot cleared) in sc t initiate an EEF	ad (Read take htware. RD bit PROM read	s one cycle. RD cannot be set w	is cleared in h hen EEPGD =	nardware. The F = 1 or CFGS = 1	RD bit can only L.)	
Note 1	When a WPEPP	occure the EE		Shite are not a	loared This a	llowe tracing of	the error	

REGISTER 6-1: EECON1: EEPROM CONTROL REGISTER 1

Note 1: When a WRERR occurs, the EEPGD and CFGS bits are not cleared. This allows tracing of the error condition.

10.0 INTERRUPTS

The PIC18F2525/2620/4525/4620 devices have multiple interrupt sources and an interrupt priority feature that allows most interrupt sources to be assigned a high-priority level or a low-priority level. The high-priority interrupt vector is at 0008h and the low-priority interrupt vector is at 0018h. High-priority interrupts will interrupt any low-priority interrupts that may be in progress.

There are ten registers which are used to control interrupt operation. These registers are:

- RCON
- INTCON
- INTCON2
- INTCON3
- PIR1, PIR2
- PIE1, PIE2
- IPR1, IPR2

It is recommended that the Microchip header files supplied with MPLAB[®] IDE be used for the symbolic bit names in these registers. This allows the assembler/ compiler to automatically take care of the placement of these bits within the specified register.

In general, interrupt sources have three bits to control their operation. They are:

- Flag bit to indicate that an interrupt event occurred
- Enable bit that allows program execution to branch to the interrupt vector address when the flag bit is set
- **Priority bit** to select high priority or low priority

The interrupt priority feature is enabled by setting the IPEN bit (RCON<7>). When interrupt priority is enabled, there are two bits which enable interrupts globally. Setting the GIEH bit (INTCON<7>) enables all interrupts that have the priority bit set (high priority). Setting the GIEL bit (INTCON<6>) enables all interrupts that have the priority bit cleared (low priority). When the interrupt flag, enable bit and appropriate global interrupt enable bit are set, the interrupt will vector immediately to address 0008h or 0018h, depending on the priority bit setting. Individual interrupts can be disabled through their corresponding enable bits.

When the IPEN bit is cleared (default state), the interrupt priority feature is disabled and interrupts are compatible with PIC[®] mid-range devices. In Compatibility mode, the interrupt priority bits for each source have no effect. INTCON<6> is the PEIE bit, which enables/disables all peripheral interrupt sources. INTCON<7> is the GIE bit, which enables/disables all interrupt sources. All interrupts branch to address 0008h in Compatibility mode.

When an interrupt is responded to, the global interrupt enable bit is cleared to disable further interrupts. If the IPEN bit is cleared, this is the GIE bit. If interrupt priority levels are used, this will be either the GIEH or GIEL bit. High-priority interrupt sources can interrupt a lowpriority interrupt. Low-priority interrupts are not processed while high-priority interrupts are in progress.

The return address is pushed onto the stack and the PC is loaded with the interrupt vector address (0008h or 0018h). Once in the Interrupt Service Routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bits must be cleared in software before re-enabling interrupts to avoid recursive interrupts.

The "return from interrupt" instruction, RETFIE, exits the interrupt routine and sets the GIE bit (GIEH or GIEL if priority levels are used), which re-enables interrupts.

For external interrupt events, such as the INTx pins or the PORTB input change interrupt, the interrupt latency will be three to four instruction cycles. The exact latency is the same for one or two-cycle instructions. Individual interrupt flag bits are set, regardless of the status of their corresponding enable bit or the GIE bit.

Note: Do not use the MOVFF instruction to modify any of the interrupt control registers while any interrupt is enabled. Doing so may cause erratic microcontroller behavior.

15.3 Compare Mode

In Compare mode, the 16-bit CCPRx register value is constantly compared against either the TMR1 or TMR3 register pair value. When a match occurs, the CCPx pin can be:

- driven high
- driven low
- toggled (high-to-low or low-to-high)
- remain unchanged (that is, reflects the state of the I/O latch)

The action on the pin is based on the value of the mode select bits (CCPxM3:CCPxM0). At the same time, the interrupt flag bit, CCPxIF, is set.

15.3.1 CCP PIN CONFIGURATION

The user must configure the CCPx pin as an output by clearing the appropriate TRIS bit.

Clearing the CCP2CON register will force
the RB3 or RC1 compare output latch
(depending on device configuration) to the
default low level. This is not the PORTB or
PORTC I/O data latch.

15.3.2 TIMER1/TIMER3 MODE SELECTION

Timer1 and/or Timer3 must be running in Timer mode or Synchronized Counter mode if the CCP module is using the compare feature. In Asynchronous Counter mode, the compare operation may not work.

15.3.3 SOFTWARE INTERRUPT MODE

When the Generate Software Interrupt mode is chosen (CCPxM3:CCPxM0 = 1010), the corresponding CCPx pin is not affected. Only a CCP interrupt is generated, if enabled, and the CCPxIE bit is set.

15.3.4 SPECIAL EVENT TRIGGER

Both CCP modules are equipped with a Special Event Trigger. This is an internal hardware signal generated in Compare mode to trigger actions by other modules. The Special Event Trigger is enabled by selecting the Compare Special Event Trigger mode (CCPxM3:CCPxM0 = 1011).

For either CCP module, the Special Event Trigger resets the Timer register pair for whichever timer resource is currently assigned as the module's time base. This allows the CCPRx registers to serve as a programmable Period register for either timer.

The Special Event Trigger for CCP2 can also start an A/D conversion. In order to do this, the A/D converter must already be enabled.

FIGURE 15-2: COMPARE MODE OPERATION BLOCK DIAGRAM



16.4 Enhanced PWM Mode

The Enhanced PWM mode provides additional PWM output options for a broader range of control applications. The module is a backward compatible version of the standard CCP module and offers up to four outputs, designated P1A through P1D. Users are also able to select the polarity of the signal (either active-high or active-low). The module's output mode and polarity are configured by setting the P1M1:P1M0 and CCP1M3:CCP1M0 bits of the CCP1CON register.

Figure 16-1 shows a simplified block diagram of PWM operation. All control registers are double-buffered and are loaded at the beginning of a new PWM cycle (the period boundary when Timer2 resets) in order to prevent glitches on any of the outputs. The exception is the PWM Delay register, PWM1CON, which is loaded at either the duty cycle boundary or the period boundary (whichever comes first). Because of the buffering, the module waits until the assigned timer resets, instead of starting immediately. This means that Enhanced PWM waveforms do not exactly match the standard PWM waveforms, but are instead offset by one full instruction cycle (4 Tosc).

As before, the user must manually configure the appropriate TRIS bits for output.

16.4.1 PWM PERIOD

The PWM period is specified by writing to the PR2 register. The PWM period can be calculated using the following equation.

EQUATION 16-1:

$$PWM Period = [(PR2) + 1] \bullet 4 \bullet TOSC \bullet (TMR2 Prescale Value)$$

PWM frequency is defined as 1/[PWM period]. When TMR2 is equal to PR2, the following three events occur on the next increment cycle:

- TMR2 is cleared
- The CCP1 pin is set (if PWM duty cycle = 0%, the CCP1 pin will not be set)
- The PWM duty cycle is copied from CCPR1L into CCPR1H
 - Note: The Timer2 postscaler (see Section 13.0 "Timer2 Module") is not used in the determination of the PWM frequency. The postscaler could be used to have a servo update rate at a different frequency than the PWM output.

FIGURE 16-1: SIMPLIFIED BLOCK DIAGRAM OF THE ENHANCED PWM MODULE





FIGURE 18-7: ASYNCHRONOUS RECEPTION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INT0IF	RBIF	49
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	52
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	52
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	52
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	51
RCREG	EUSART R	leceive Regis	ster						51
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	51
BAUDCON	ABDOVF	RCIDL	RXDTP	TXCKP	BRG16		WUE	ABDEN	51
SPBRGH	EUSART B	aud Rate Ge	enerator Reg	gister High I	Byte				51
SPBRG	EUSART B	aud Rate Ge	enerator Reg	gister Low E	Byte				51

TABLE 18-6: REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION

Legend: — = unimplemented locations read as '0'. Shaded cells are not used for asynchronous reception.

Note 1: These bits are unimplemented on 28-pin devices and read as '0'.

18.2.4 AUTO-WAKE-UP ON SYNC BREAK CHARACTER

During Sleep mode, all clocks to the EUSART are suspended. Because of this, the Baud Rate Generator is inactive and a proper byte reception cannot be performed. The auto-wake-up feature allows the controller to wake-up due to activity on the RX/DT line while the EUSART is operating in Asynchronous mode.

The auto-wake-up feature is enabled by setting the WUE bit (BAUDCON<1>). Once set, the typical receive sequence on RX/DT is disabled and the EUSART remains in an Idle state, monitoring for a wake-up event independent of the CPU mode. A wake-up event consists of a high-to-low transition on the RX/DT line. (This coincides with the start of a Sync Break or a Wake-up Signal character for the LIN protocol.)

Following a wake-up event, the module generates an RCIF interrupt. The interrupt is generated synchronously to the Q clocks in normal operating modes (Figure 18-8) and asynchronously, if the device is in Sleep mode (Figure 18-9). The interrupt condition is cleared by reading the RCREG register.

The WUE bit is automatically cleared once a low-tohigh transition is observed on the RX line following the wake-up event. At this point, the EUSART module is in Idle mode and returns to normal operation. This signals to the user that the Sync Break event is over.



FIGURE 21-1: COMPARATOR VOLTAGE REFERENCE BLOCK DIAGRAM

21.2 Voltage Reference Accuracy/Error

The full range of voltage reference cannot be realized due to the construction of the module. The transistors on the top and bottom of the resistor ladder network (Figure 21-1) keep CVREF from approaching the reference source rails. The voltage reference is derived from the reference source; therefore, the CVREF output changes with fluctuations in that source. The tested absolute accuracy of the voltage reference can be found in **Section 26.0 "Electrical Characteristics"**.

21.3 Operation During Sleep

When the device wakes up from Sleep through an interrupt or a Watchdog Timer time-out, the contents of the CVRCON register are not affected. To minimize current consumption in Sleep mode, the voltage reference should be disabled.

21.4 Effects of a Reset

A device Reset disables the voltage reference by clearing bit, CVREN (CVRCON<7>). This Reset also disconnects the reference from the RA2 pin by clearing bit, CVROE (CVRCON<6>) and selects the high-voltage range by clearing bit, CVRR (CVRCON<5>). The CVR value select bits are also cleared.

21.5 Connection Considerations

The voltage reference module operates independently of the comparator module. The output of the reference generator may be connected to the RA2 pin if the CVROE bit is set. Enabling the voltage reference output onto RA2 when it is configured as a digital input will increase current consumption. Connecting RA2 as a digital output with CVRSS enabled will also increase current consumption.

The RA2 pin can be used as a simple D/A output with limited drive capability. Due to the limited current drive capability, a buffer must be used on the voltage reference output for external connections to VREF. Figure 21-2 shows an example buffering technique.

22.1 Operation

When the HLVD module is enabled, a comparator uses an internally generated reference voltage as the set point. The set point is compared with the trip point, where each node in the resistor divider represents a trip point voltage. The "trip point" voltage is the voltage level at which the device detects a high or low-voltage event, depending on the configuration of the module. When the supply voltage is equal to the trip point, the voltage tapped off of the resistor array is equal to the internal reference voltage generated by the voltage reference module. The comparator then generates an interrupt signal by setting the HLVDIF bit. The trip point voltage is software programmable to any one of 16 values. The trip point is selected by programming the HLVDL3:HLVDL0 bits (HLVDCON<3:0>).

The HLVD module has an additional feature that allows the user to supply the trip voltage to the module from an external source. This mode is enabled when bits HLVDL3:HLVDL0 are set to '1111'. In this state, the comparator input is multiplexed from the external input pin, HLVDIN. This gives users flexibility because it allows them to configure the High/Low-Voltage Detect interrupt to occur at any voltage in the valid operating range.





REGISTER 23-8: CONFIG6L: CONFIGURATION REGISTER 6 LOW (BYTE ADDRESS 30000Ah)

U-0	U-0	U-0	U-0	R/C-1	R/C-1	R/C-1	R/C-1
—	—	—	—	WRT3 ⁽¹⁾	WRT2	WRT1	WRT0
bit 7			•				bit 0

Legend:			
R = Readabl	R = Readable bit C = Clearable bit		U = Unimplemented bit, read as '0'
-n = Value when device is unprogrammed		programmed	u = Unchanged from programmed state
bit 7-4	Unimplemer	nted: Read as '0'	
bit 3	WRT3: Write	Protection bit ⁽¹⁾	
	1 = Block 3 (006000-007FFFh) not wi	rite-protected
	0 = Block 3 (006000-007FFFh) write-	protected
bit 2	WRT2: Write	Protection bit	
	1 = Block 2 (004000-005FFFh) not wi	rite-protected
	0 = Block 2 (004000-005FFFh) write-	protected
bit 1	WRT1: Write	Protection bit	
	1 = Block 1 (002000-003FFFh) not wi	rite-protected
	0 = Block 1 (002000-003FFFh) write-	protected
bit 0	WRT0: Write	Protection bit	
	1 = Block 0 (000800-001FFFh) not wi	rite-protected
	0 = Block 0 (000800-001FFFh) write-	protected

Note 1: Unimplemented in PIC18FX525 devices; maintain this bit set.

REGISTER 23-9: CONFIG6H: CONFIGURATION REGISTER 6 HIGH (BYTE ADDRESS 30000Bh)

R/C-1	R/C-1	R/C-1	U-0	U-0	U-0	U-0	U-0			
WRTD	WRTB	WRTC ⁽¹⁾	—	—	—	—	—			
bit 7 bit 0										

Legend:									
R = Readable bit		= Clearable bit	U = Unimplemented bit, read as '0'						
-n = Value when device is unprogrammed		grammed	u = Unchanged from programmed state						
bit 7	bit 7 WRTD: Data EEPROM Write Protection b 1 = Data EEPROM not write-protected 0 = Data EEPROM write-protected		ion bit d						
bit 6 WRTB: Boot Block Write Protection bit			it						
	1 = Boot block (0)	000000-0007FFh) no	t write-protected						

-			(000000		,		p. 0.000.0
0 =	Boot	block	(000000	-0007FI	Fh) w	rite-pro	tected

- bit 5 WRTC: Configuration Register Write Protection bit⁽¹⁾
 - 1 = Configuration registers (300000-3000FFh) not write-protected
 - 0 = Configuration registers (300000-3000FFh) write-protected
- bit 4-0 Unimplemented: Read as '0'

Note 1: This bit is read-only in normal execution mode; it can be written only in Program mode.



FIGURE 23-7: EXTERNAL BLOCK TABLE READ (EBTRx) DISALLOWED

FIGURE 23-8: EXTERNAL BLOCK TABLE READ (EBTRx) ALLOWED



ANDV	ANDWF AND W with f						
Syntax		ANDWF	f {,d {,a}	}			
Operai	nds:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$	5				
Operat	tion:	(W) .AND.	(f) \rightarrow des	st			
Status	Affected:	N, Z					
Encodi	ing:	0001	01da	ffff	ffff		
Descri	ption:	The contents of W are ANDed with register 'f'. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 24.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed					
Words	:	1					
Cycles	:	1					
Q Cyc	cle Activity:						
_	Q1	Q2	Q3	}	Q4		
	Decode	Read register 'f'	Proce Dat	ess a c	Write to destination		
<u>Examp</u>	ole:	ANDWF	REG,	0, 0			
В	efore Instruc	tion					
A	W REG fter Instructio	= 17h = C2h on					
	W REG	= 02h = C2h					

вС		Branch if	Carry					
Synta	ax:	BC n						
Oper	ands:	-128 ≤ n ≤	127					
Oper	ation:	if Carry bit (PC) + 2 +	is '1', 2n → PC					
Statu	s Affected:	None						
Enco	ding:	1110	0010 nn	nn nnnn				
Description: If the Carry bit is '1', then the prograwill branch. The 2's complement number '2n' is added to the PC. Since the PC will h incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then two-cycle instruction.								
Word	ls:	1						
Cycle	es:	1(2)	1(2)					
Q C If Ju	ycle Activity:							
	Q1	Q2	Q3	Q4				
	Decode	Read literal 'n'	Process Data	Write to PC				
	No operation	No operation	No operation	No operation				
lf No	o Jump:							
	Q1	Q2	Q3	Q4				
	Decode	Read literal 'n'	Process Data	No operation				
<u>Exan</u>	nple:	HERE	BC 5					
	Before Instruct PC After Instructio If Carry PC If Carry PC	tion = ac on = 1; = ac = 0; = ac	ldress (HERE ldress (HERE ldress (HERE) + 12) + 2)				

CLRF	Clear f	CLRWDT	Clear Wat	tchdog Tir	ner	
Syntax:	CLRF f {,a}	Syntax:	CLRWDT			
Operands:	$0 \le f \le 255$	Operands:	None			
	a ∈ [0,1]	Operation:	$000h \rightarrow Wl$	DT,		
Operation:	$\begin{array}{l} 000h \rightarrow f, \\ 1 \rightarrow Z \end{array}$		$\begin{array}{c} 000h \rightarrow WI \\ 1 \rightarrow \overline{TO}, \\ 1 \end{array}$	DT postscale	er,	
Status Affected:	Z	0	$1 \rightarrow PD$			
Encoding:	0110 101a ffff ffff	Status Affected:	TO, PD			
Description:	Clears the contents of the specified	Encoding:	0000	0000 0	0000 0100	
	register. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank.	Description:	CLRWDT instruction resets the Watchdog Timer. It also resets the postscaler of the WDT. Status bits, TO and PD, are set.			
	If 'a' is '0' and the extended instruction	Words:	1			
	in Indexed Literal Offset Addressing	Cycles:	1			
	mode whenever $f \le 95$ (5Fh). See	Q Cycle Activity:				
	Section 24.2.3 "Byte-Oriented and Bit Oriented Instructions in Indexed	Q1	Q2	Q3	Q4	
	Literal Offset Mode" for details.	Decode	No	Process	No	
Words:	1		operation	Data	operation	
Cycles:	1	Example:	CLRWDT			
Q Cycle Activity:		Before Instruc	rtion			
Q1	Q2 Q3 Q4	WDT Co	ounter =	?		
Decode	ReadProcessWriteregister 'f'Dataregister 'f'	After Instruction WDT Co	on punter =	00h		
			stscaler =	1		
Example:	CLRF FLAG_REG, 1	PD	=	1		
Before Instru FLAG_I After Instruct FLAG I	iction REG = 5Ah ion REG = 00h					

RCA	LL	Relative Call						RE
Syntax:		RCALL n	RCALL n					Syn
Oper	ands:	-1024 ≤ n ≤	1023					Оре
Operation:		(PC) + 2 → (PC) + 2 +	TOS, $2n \rightarrow PC$;				Оре
Statu	s Affected:	None						Stat
Enco	ding:	1101	1nnn	nnr	n	nnnn		Enc
Desc	ription:	Subroutine from the cu	Subroutine call with a jump up to 1K from the current location. First, return					Des
		address (P stack, Ther	C + 2) is	pushe	ed or	ito the lement		Wo
		number '2n	number '2n' to the PC. Since the PC will					Сус
		nented to the new n. This in nstructior	o fetch addre structi n.	the ss w ion is	next rill be s a		Q(
Word	s:	1						
Cvcle	es:	2						Гvа
Q Cycle Activity:								EXa
	Q1	Q2	Q3	5		Q4		
	Decode	Read literal 'n'	Proce Dat	ess a	Wr	te to PC		
		PUSH PC to stack						

No

operation

No

operation

Example: HERE RCALL Jump

No

operation

Before Instruction PC = Address (HERE) After Instruction

No

operation

PC = Address (Jump) TOS = Address (HERE + 2)

RES	ET	Reset						
Synta	ax:	RESET	RESET					
Oper	ands:	None	None					
Oper	ation:	Reset all re affected by	Reset all registers and flags that are affected by a MCLR Reset.					
Statu	s Affected:	All	All					
Enco	ding:	0000	0000	111	1111 11			
Desc	ription:	This instrue	This instru <u>ction p</u> rovides a way to execute a MCLR Reset in software.					
Word	ls:	1	1					
Cycle	es:	1	1					
QC	ycle Activity:							
	Q1	Q2	Q3		(Q4		
	Decode	Start	No		I	No		
		Reset	operat	tion	ope	ration		

xample:

After Instruction

Registers =	Reset Value
Flags* =	Reset Value

RESET





TABLE 26-12: CAPTURE/COMPARE/PWM REQUIREMENTS (ALL CCP MODULES)

Param No.	Symbol	Characteristic		c	Min	Max	Units	Conditions
50	TccL	CCPx Input Low Time	No prescaler		0.5 TCY + 20		ns	
			With	PIC18FXXXX	10		ns	
			prescaler	PIC18LFXXXX	20		ns	VDD = 2.0V
51	ТссН	CCPx Input High Time	No prescaler		0.5 TCY + 20		ns	
			With prescaler	PIC18FXXXX	10	_	ns	
				PIC18LFXXXX	20	-	ns	VDD = 2.0V
52	TccP	CCPx Input Period			<u>3 Tcy + 40</u> N		ns	N = prescale value (1, 4 or 16)
53	TccR	ccR CCPx Output Fal	ll Time	PIC18FXXXX	—	25	ns	
				PIC18LFXXXX	_	45	ns	VDD = 2.0V
54	TccF	CCPx Output Fall Time		PIC18FXXXX	—	25	ns	
			PIC18LFXXXX	_	45	ns	VDD = 2.0V	



FIGURE 26-13: EXAMPLE SPI MASTER MODE TIMING (CKE = 0)

TABLE 26-14: EXAMPLE SPI MODE REQUIREMENTS (MASTER MODE, CKE = 0)

Param No.	Symbol	Characteristic		Min	Max	Units	Conditions
70	TssL2scH, TssL2scL	$\overline{SS} \downarrow$ to SCK \downarrow or SCK \uparrow Input		Тсү		ns	
71	TscH	SCK Input High Time	Continuous	1.25 TCY + 30	_	ns	
71A		(Slave mode)	Single Byte	40		ns	(Note 1)
72	TscL	SCK Input Low Time	Continuous	1.25 TCY + 30		ns	
72A		(Slave mode)	Single Byte	40	_	ns	(Note 1)
73	TdiV2scH, TdiV2scL	Setup Time of SDI Data Input to SCK Edge		20	_	ns	
73A	Tb2b	Last Clock Edge of Byte 1 to the 1st Clock Edge of Byte 2		1.5 Tcy + 40	_	ns	(Note 2)
74	TscH2diL, TscL2diL	Hold Time of SDI Data Input to SCK Edge		40	_	ns	
75	TdoR	SDO Data Output Rise Time	PIC18FXXXX	—	25	ns	
			PIC18LFXXXX	—	45	ns	VDD = 2.0V
76	TdoF	SDO Data Output Fall Time		_	25	ns	
78	TscR	SCR SCK Output Rise Time (Master mode)	PIC18FXXXX	—	25	ns	
			PIC18LFXXXX	—	45	ns	VDD = 2.0V
79	TscF	SCK Output Fall Time (Master mode)			25	ns	
80	TscH2doV,	/, SDO Data Output Valid after	PIC18FXXXX	_	50	ns	
	TscL2doV	SCK Edge	PIC18LFXXXX		100	ns	VDD = 2.0V

Note 1: Requires the use of Parameter #73A.

2: Only if Parameter #71A and #72A are used.





FIGURE 27-2: TYPICAL IPD vs. VDD ACROSS TEMPERATURE (SLEEP MODE)











PIC18F2620-I/SP @3

10017 0810017

PIC18F2620-E/SO@3

10810017

Example

Example

28.0 PACKAGING INFORMATION

28.1 Package Marking Information

28-Lead SPDIP



28-Lead SOIC



40-Lead PDIP

Example



Legend	: XXX	Customer-specific information				
	Y	Year code (last digit of calendar year)				
	YY	Year code (last 2 digits of calendar year)				
	WW	Week code (week of January 1 is week '01')				
	NNN	Alphanumeric traceability code				
	(e3)	Pb-free JEDEC designator for Matte Tin (Sn)				
	*	This package is Pb-free. The Pb-free JEDEC designator ((e_3)				
		can be found on the outer packaging for this package. \smile				
Note:	In the eve	nt the full Microchip part number cannot be marked on one line, it will				
	be carried over to the next line, thus limiting the number of available characte					
	for customer-specific information.					

1