

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

| Details | |
|----------------------------|---|
| Product Status | Active |
| Core Processor | PIC |
| Core Size | 8-Bit |
| Speed | 25MHz |
| Connectivity | I ² C, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, HLVD, POR, PWM, WDT |
| Number of I/O | 36 |
| Program Memory Size | 48KB (24K x 16) |
| Program Memory Type | FLASH |
| EEPROM Size | 1K x 8 |
| RAM Size | 3.8K x 8 |
| Voltage - Supply (Vcc/Vdd) | 4.2V ~ 5.5V |
| Data Converters | A/D 13x10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 125°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 44-VQFN Exposed Pad |
| Supplier Device Package | 44-QFN (8x8) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic18f4525-e-ml |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 1-2: PIC18F2525/2620 PINOUT I/O DESCRIPTIONS

| Pin Name | Pin Number | Pin | Buffer | Description |
|----------------------|----------------|------|--------|--|
| r iii Name | SPDIP, SOIC | Туре | Туре | Description |
| MCLR/VPP/RE3 MCLR | 1 | I | ST | Master Clear (input) or programming voltage (input). Master Clear (Reset) input. This pin is an active-low Reset to the device. |
| VPP | | Р | | Programming voltage input. |
| RE3 | | I | ST | Digital input. |
| OSC1/CLKI/RA7 | 9 | | | Oscillator crystal or external clock input. |
| OSC1 | | I | ST | Oscillator crystal input or external clock source input. |
| CLKI | | 1 | CMOS | pin function OSC1. (See related OSC1/CLKI, |
| RA7 | | I/O | TTL | OSC2/CLKO pins.) General purpose I/O pin. |
| OSC2/CLKO/RA6 | 10 | | | Oscillator crystal or clock output. |
| OSC2 | . • | 0 | _ | Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. |
| CLKO | | 0 | _ | In RC mode, OSC2 pin outputs CLKO which has 1/4 the frequency of OSC1 and denotes the instruction cycle rate. |
| RA6 | | I/O | TTL | General purpose I/O pin. |

Legend: TTL = TTL compatible input

CMOS = CMOS compatible input or output

ST = Schmitt Trigger input with CMOS levels

I = Input

O = Output

P = Power

Note 1: Default assignment for CCP2 when the CCP2MX Configuration bit is set.

2: Alternate assignment for CCP2 when the CCP2MX Configuration bit is cleared.

TABLE 1-3: PIC18F4525/4620 PINOUT I/O DESCRIPTIONS (CONTINUED)

| Pin Name | Pin Number | | | Pin Buffer | | Description |
|--|------------|-----|------|----------------------------------|-----------------------------------|--|
| Pin Name | PDIP | QFN | TQFP | Туре | Туре | Description |
| | | | | | | PORTA is a bidirectional I/O port. |
| RA0/AN0 RA0 AN0 | 2 | 19 | 19 | I/O I | TTL Analog | Digital I/O. Analog input 0. |
| RA1/AN1 RA1 AN1 | 3 | 20 | 20 | I/O I | TTL Analog | Digital I/O. Analog input 1. |
| RA2/AN2/VREF-/CVREF RA2 AN2 VREF- CVREF | 4 | 21 | 21 | I/O I I O | TTL Analog Analog Analog | Digital I/O. Analog input 2. A/D reference voltage (low) input. Comparator reference voltage output. |
| RA3/AN3/VREF+ RA3 AN3 VREF+ | 5 | 22 | 22 | I/O I I | TTL Analog Analog | Digital I/O. Analog input 3. A/D reference voltage (high) input. |
| RA4/T0CKI/C1OUT RA4 T0CKI C1OUT | 6 | 23 | 23 | I/O I O | ST ST — | Digital I/O. Timer0 external clock input. Comparator 1 output. |
| RA5/AN4/SS/HLVDIN/ C2OUT RA5 AN4 SS HLVDIN C2OUT | 7 | 24 | 24 | I/O | TTL Analog TTL Analog | Digital I/O. Analog input 4. SPI slave select input. High/Low-Voltage Detect input. Comparator 2 output. |
| RA6 | | | | | | See the OSC2/CLKO/RA6 pin. |
| RA7 | | | | | | See the OSC1/CLKI/RA7 pin. |

Legend: TTL = TTL compatible input

CMOS = CMOS compatible input or output

ST = Schmitt Trigger input with CMOS levels
O = Output

I = Input P = Power

Note 1: Default assignment for CCP2 when the CCP2MX Configuration bit is set.

2: Alternate assignment for CCP2 when the CCP2MX Configuration bit is cleared.

3: For the QFN package, it is recommended that the bottom pad be connected to Vss.

TABLE 9-3: PORTB I/O SUMMARY

| Pin | Function | TRIS Setting | I/O | I/O Type | Description |
|----------------|---------------------|-----------------|-----|-------------|---|
| RB0/INT0/FLT0/ | RB0 | 0 | 0 | DIG | LATB<0> data output; not affected by analog input. |
| AN12 | | 1 | I | TTL | PORTB<0> data input; weak pull-up when RBPU bit is cleared. Disabled when analog input enabled. (1) |
| | INT0 | 1 | I | ST | External interrupt 0 input. |
| | FLT0 | 1 | I | ST | Enhanced PWM Fault input (ECCP1 module); enabled in software. |
| | AN12 | 1 | I | ANA | A/D input channel 12. ⁽¹⁾ |
| RB1/INT1/AN10 | RB1 | 0 | 0 | DIG | LATB<1> data output; not affected by analog input. |
| | | 1 | I | TTL | PORTB<1> data input; weak pull-up when RBPU bit is cleared. Disabled when analog input enabled. (1) |
| | INT1 | 1 | I | ST | External interrupt 1 input. |
| | AN10 | 1 | I | ANA | A/D input channel 10. ⁽¹⁾ |
| RB2/INT2/AN8 | RB2 | 0 | 0 | DIG | LATB<2> data output; not affected by analog input. |
| | | 1 | I | TTL | PORTB<2> data input; weak pull-up when RBPU bit is cleared. Disabled when analog input enabled. (1) |
| | INT2 | 1 | I | ST | External interrupt 2 input. |
| | AN8 | 1 | I | ANA | A/D input channel 8. ⁽¹⁾ |
| RB3/AN9/CCP2 | RB3 | 0 | 0 | DIG | LATB<3> data output; not affected by analog input. |
| | | 1 | I | TTL | PORTB<3> data input; weak pull-up when RBPU bit is cleared. Disabled when analog input enabled.(1) |
| | AN9 | 1 | I | ANA | A/D input channel 9. ⁽¹⁾ |
| | CCP2 ⁽²⁾ | 0 | 0 | DIG | CCP2 compare and PWM output. |
| | | 1 | I | ST | CCP2 capture input. |
| RB4/KBI0/AN11 | RB4 | 0 | 0 | DIG | LATB<4> data output; not affected by analog input. |
| | | 1 | I | TTL | PORTB<4> data input; weak pull-up when RBPU bit is cleared. Disabled when analog input enabled. (1) |
| | KBI0 | 1 | I | TTL | Interrupt on pin change. |
| | AN11 | 1 | I | ANA | A/D input channel 11. ⁽¹⁾ |
| RB5/KBI1/PGM | RB5 | 0 | 0 | DIG | LATB<5> data output. |
| | | 1 | I | TTL | PORTB<5> data input; weak pull-up when RBPU bit is cleared. |
| | KBI1 | 1 | I | TTL | Interrupt on pin change. |
| | PGM | х | I | ST | Single-Supply Programming mode entry (ICSP™). Enabled by LVP Configuration bit; all other pin functions disabled. |
| RB6/KBI2/PGC | RB6 | 0 | 0 | DIG | LATB<6> data output. |
| | | 1 | 1 | TTL | PORTB<6> data input; weak pull-up when RBPU bit is cleared. |
| | KBI2 | 1 | I | TTL | Interrupt on pin change. |
| | PGC | х | I | ST | Serial execution (ICSP™) clock input for ICSP and ICD operation. (3) |
| RB7/KBI3/PGD | RB7 | 0 | 0 | DIG | LATB<7> data output. |
| | | 1 | I | TTL | PORTB<7> data input; weak pull-up when RBPU bit is cleared. |
| | KBI3 | 1 | I | TTL | Interrupt on pin change. |
| | PGD | х | 0 | DIG | Serial execution data output for ICSP and ICD operation. (3) |
| | | х | I | ST | Serial execution data input for ICSP and ICD operation. (3) |

Legend: DIG = Digital level output; TTL = TTL input buffer; ST = Schmitt Trigger input buffer; ANA = Analog level input/output; x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

- 2: Alternate assignment for CCP2 when the CCP2MX Configuration bit is '0'. Default assignment is RC1.
- 3: All other pin functions are disabled when ICSP or ICD is enabled.

Note 1: Configuration on POR is determined by the PBADEN Configuration bit. Pins are configured as analog inputs by default when PBADEN is set and digital inputs when PBADEN is cleared.

12.2 Timer1 16-Bit Read/Write Mode

Timer1 can be configured for 16-bit reads and writes (see Figure 12-2). When the RD16 control bit (T1CON<7>) is set, the address for TMR1H is mapped to a buffer register for the high byte of Timer1. A read from TMR1L will load the contents of the high byte of Timer1 into the Timer1 high byte buffer. This provides the user with the ability to accurately read all 16 bits of Timer1 without having to determine whether a read of the high byte, followed by a read of the low byte, has become invalid due to a rollover between reads.

A write to the high byte of Timer1 must also take place through the TMR1H Buffer register. The Timer1 high byte is updated with the contents of TMR1H when a write occurs to TMR1L. This allows a user to write all 16 bits to both the high and low bytes of Timer1 at once.

The high byte of Timer1 is not directly readable or writable in this mode. All reads and writes must take place through the Timer1 High Byte Buffer register. Writes to TMR1H do not clear the Timer1 prescaler. The prescaler is only cleared on writes to TMR1L.

12.3 Timer1 Oscillator

An on-chip crystal oscillator circuit is incorporated between pins T1OSI (input) and T1OSO (amplifier output). It is enabled by setting the Timer1 Oscillator Enable bit, T1OSCEN (T1CON<3>). The oscillator is a low-power circuit rated for 32 kHz crystals. It will continue to run during all power-managed modes. The circuit for a typical LP oscillator is shown in Figure 12-3. Table 12-1 shows the capacitor selection for the Timer1 oscillator.

The user must provide a software time delay to ensure proper start-up of the Timer1 oscillator.

FIGURE 12-3: EXTERNAL COMPONENTS
FOR THE TIMER1
LP OSCILLATOR




TABLE 12-1: CAPACITOR SELECTION FOR THE TIMER OSCILLATOR

| Osc Type | Freq | C1 | C2 | |
|----------|--------|----------------------|----------------------|--|
| LP | 32 kHz | 27 pF ⁽¹⁾ | 27 pF ⁽¹⁾ | |

- **Note 1:** Microchip suggests these values as a starting point in validating the oscillator circuit.
 - **2:** Higher capacitance increases the stability of the oscillator but also increases the start-up time.
 - 3: Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components.
 - **4:** Capacitor values are for design guidance only.

12.3.1 USING TIMER1 AS A CLOCK SOURCE

The Timer1 oscillator is also available as a clock source in power-managed modes. By setting the clock select bits, SCS1:SCS0 (OSCCON<1:0>), to '01', the device switches to SEC_RUN mode; both the CPU and peripherals are clocked from the Timer1 oscillator. If the IDLEN bit (OSCCON<7>) is cleared and a SLEEP instruction is executed, the device enters SEC_IDLE mode. Additional details are available in **Section 3.0** "Power-Managed Modes".

Whenever the Timer1 oscillator is providing the clock source, the Timer1 system clock status flag, T1RUN (T1CON<6>), is set. This can be used to determine the controller's current clocking mode. It can also indicate the clock source being currently used by the Fail-Safe Clock Monitor. If the Clock Monitor is enabled and the Timer1 oscillator fails while providing the clock, polling the T1RUN bit will indicate whether the clock is being provided by the Timer1 oscillator or another source.

12.3.2 LOW-POWER TIMER1 OPTION

The Timer1 oscillator can operate at two distinct levels of power consumption based on device configuration. When the LPT1OSC Configuration bit is set, the Timer1 oscillator operates in a low-power mode. When LPT1OSC is not set, Timer1 operates at a higher power level. Power consumption for a particular mode is relatively constant, regardless of the device's operating mode. The default Timer1 configuration is the higher power mode.

As the low-power Timer1 mode tends to be more sensitive to interference, high noise environments may cause some oscillator instability. The low-power option is, therefore, best suited for low noise applications where power conservation is an important design consideration.

13.0 TIMER2 MODULE

The Timer2 module timer incorporates the following features:

- 8-bit Timer and Period registers (TMR2 and PR2, respectively)
- Readable and writable (both registers)
- Software programmable prescaler (1:1, 1:4 and 1:16)
- Software programmable postscaler (1:1 through 1:16)
- Interrupt on TMR2 to PR2 match
- Optional use as the shift clock for the MSSP module

The module is controlled through the T2CON register (Register 13-1), which enables or disables the timer and configures the prescaler and postscaler. Timer2 can be shut off by clearing control bit, TMR2ON (T2CON<2>), to minimize power consumption.

A simplified block diagram of the module is shown in Figure 13-1.

13.1 Timer2 Operation

In normal operation, TMR2 is incremented from 00h on each clock (Fosc/4). A 4-bit counter/prescaler on the clock input gives direct input, divide-by-4 and divide-by-16 prescale options; these are selected by the prescaler control bits, T2CKPS1:T2CKPS0 (T2CON<1:0>). The value of TMR2 is compared to that of the Period register, PR2, on each clock cycle. When the two values match, the comparator generates a match signal as the timer output. This signal also resets the value of TMR2 to 00h on the next cycle and drives the output counter/postscaler (see Section 13.2 "Timer2 Interrupt").

The TMR2 and PR2 registers are both directly readable and writable. The TMR2 register is cleared on any device Reset, while the PR2 register initializes at FFh. Both the prescaler and postscaler counters are cleared on the following events:

- a write to the TMR2 register
- a write to the T2CON register
- any device Reset (Power-on Reset, MCLR Reset, Watchdog Timer Reset or Brown-out Reset)

TMR2 is not cleared when T2CON is written.

REGISTER 13-1: T2CON: TIMER2 CONTROL REGISTER

| U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|-------|----------|----------|----------|----------|--------|---------|---------|
| _ | T2OUTPS3 | T2OUTPS2 | T2OUTPS1 | T2OUTPS0 | TMR2ON | T2CKPS1 | T2CKPS0 |
| bit 7 | | | | | | | bit 0 |

Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 7 Unimplemented: Read as '0'

bit 6-3 T2OUTPS3:T2OUTPS0: Timer2 Output Postscale Select bits

0000 = 1:1 Postscale 0001 = 1:2 Postscale

•

1111 = 1:16 Postscale

bit 2 TMR2ON: Timer2 On bit

1 = Timer2 is on 0 = Timer2 is off

bit 1-0 T2CKPS1:T2CKPS0: Timer2 Clock Prescale Select bits

00 = Prescaler is 1 01 = Prescaler is 4 1x = Prescaler is 16

15.0 CAPTURE/COMPARE/PWM (CCP) MODULES

PIC18F2525/2620/4525/4620 devices all have two CCP (Capture/Compare/PWM) modules. Each module contains a 16-bit register which can operate as a 16-bit Capture register, a 16-bit Compare register or a PWM Master/Slave Duty Cycle register.

In 28-pin devices, the two standard CCP modules (CCP1 and CCP2) operate as described in this chapter. In 40/44-pin devices, CCP1 is implemented as an Enhanced CCP module with standard Capture and Compare modes and Enhanced PWM modes. The ECCP implementation is discussed in Section 16.0 "Enhanced Capture/Compare/PWM (ECCP) Module".

The Capture and Compare operations described in this chapter apply to all standard and Enhanced CCP modules.

Note: Throughout this section and Section 16.0

"Enhanced Capture/Compare/PWM (ECCP)
Module", references to the register and bit names for CCP modules are referred to generically by the use of 'x' or 'y' in place of the specific module number. Thus, "CCPxCON" might refer to the control register for CCP1, CCP2 or ECCP1. "CCPxCON" is used throughout these sections to refer to the module control register, regardless of whether the CCP module is a standard or enhanced implementation.

REGISTER 15-1: CCPxCON: CCPx CONTROL REGISTER (28-PIN DEVICES)

| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|-------|-----|-------|-------|--------|--------|--------|--------|
| _ | _ | DCxB1 | DCxB0 | CCPxM3 | CCPxM2 | CCPxM1 | CCPxM0 |
| bit 7 | | | | | | | bit 0 |

| Legend: | | | |
|-------------------|------------------|-----------------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read | as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

bit 7-6 Unimplemented: Read as '0'

bit 5-4 **DCxB1:DCxB0**: PWM Duty Cycle bit 1 and bit 0 for CCPx Module

Capture mode:

Unused.

Compare mode:

Unused.

PWM mode:

These bits are the two LSbs (bit 1 and bit 0) of the 10-bit PWM duty cycle. The eight MSbs (DCx9:DCx2) of the duty cycle are found in CCPRxL.

bit 3-0 CCPxM3:CCPxM0: CCPx Module Mode Select bits

0000 = Capture/Compare/PWM disabled (resets CCPx module)

0001 = Reserved

0010 = Compare mode, toggle output on match (CCPxIF bit is set)

0011 = Reserved

0100 = Capture mode, every falling edge

0101 = Capture mode, every rising edge

0110 = Capture mode, every 4th rising edge

0111 = Capture mode, every 16th rising edge

1000 = Compare mode, initialize CCPx pin low; on compare match, force CCPx pin high (CCPxIF bit is set)

1001 = Compare mode, initialize CCPx pin high; on compare match, force CCPx pin low (CCPxIF bit is set)

1010 = Compare mode, generate software interrupt on compare match (CCPxIF bit is set, CCPx pin reflects I/O state)

1011 = Compare mode, trigger special event; reset timer; CCPx match starts A/D conversion (CCPxIF bit is set)

11xx = PWM mode

The CCPR2H register and a 2-bit internal latch are used to double-buffer the PWM duty cycle. This double-buffering is essential for glitchless PWM operation.

When the CCPRxH and 2-bit latch match TMR2, concatenated with an internal 2-bit Q clock or 2 bits of the TMR2 prescaler, the CCP2 pin is cleared.

The maximum PWM resolution (bits) for a given PWM frequency is given by the equation:

EQUATION 15-3:

PWM Resolution (max) =
$$\frac{\log\left(\frac{FOSC}{FPWM}\right)}{\log(2)}$$
 bits

Note: If the PWM duty cycle value is longer than the PWM period, the CCP2 pin will not be cleared.

TABLE 15-4: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 40 MHz

| PWM Frequency | 2.44 kHz | 9.77 kHz | 39.06 kHz | 156.25 kHz | 312.50 kHz | 416.67 kHz |
|----------------------------|----------|----------|-----------|------------|------------|------------|
| Timer Prescaler (1, 4, 16) | 16 | 4 | 1 | 1 | 1 | 1 |
| PR2 Value | FFh | FFh | FFh | 3Fh | 1Fh | 17h |
| Maximum Resolution (bits) | 10 | 10 | 10 | 8 | 7 | 6.58 |

15.4.3 PWM AUTO-SHUTDOWN (CCP1 ONLY)

The PWM auto-shutdown features of the Enhanced CCP module are also available to CCP1 in 28-pin devices. The operation of this feature is discussed in detail in **Section 16.4.7 "Enhanced PWM Auto-Shutdown"**.

Auto-shutdown features are not available for CCP2.

15.4.4 SETUP FOR PWM OPERATION

The following steps should be taken when configuring the CCPx module for PWM operation:

- 1. Set the PWM period by writing to the PR2 register.
- 2. Set the PWM duty cycle by writing to the CCPRxL register and CCPxCON<5:4> bits.
- Make the CCPx pin an output by clearing the appropriate TRIS bit.
- 4. Set the TMR2 prescale value, then enable Timer2 by writing to T2CON.
- 5. Configure the CCPx module for PWM operation.




FIGURE 16-7: EXAMPLE OF FULL-BRIDGE APPLICATION

16.4.5.1 Direction Change in Full-Bridge Mode

In the Full-Bridge Output mode, the P1M1 bit in the CCP1CON register allows user to control the forward/reverse direction. When the application firmware changes this direction control bit, the module will assume the new direction on the next PWM cycle.

Just before the end of the current PWM period, the modulated outputs (P1B and P1D) are placed in their inactive state, while the unmodulated outputs (P1A and P1C) are switched to drive in the opposite direction. This occurs in a time interval of 4 Tosc * (Timer2 Prescale Value) before the next PWM period begins. The Timer2 prescaler will be either 1, 4 or 16, depending on the value of the T2CKPS1:T2CKPS0 bits (T2CON<1:0>). During the interval from the switch of the unmodulated outputs to the beginning of the next period, the modulated outputs (P1B and P1D) remain inactive. This relationship is shown in Figure 16-8.

Note that in the Full-Bridge Output mode, the CCP1 module does not provide any dead-band delay. In general, since only one output is modulated at all times, dead-band delay is not required. However, there is a situation where a dead-band delay might be required. This situation occurs when both of the following conditions are true:


- 1. The direction of the PWM output changes when the duty cycle of the output is at or near 100%.
- The turn-off time of the power switch, including the power device and driver circuit, is greater than the turn-on time.


Figure 16-9 shows an example where the PWM direction changes from forward to reverse at a near 100% duty cycle. At time t1, the outputs P1A and P1D become inactive, while output P1C becomes active. In this example, since the turn-off time of the power devices is longer than the turn-on time, a shoot-through current may flow through power devices, QC and QD (see Figure 16-7), for the duration of 't'. The same phenomenon will occur to power devices, QA and QB, for PWM direction change from reverse to forward.

If changing PWM direction at high duty cycle is required for an application, one of the following requirements must be met:

- Reduce PWM for a PWM period before changing directions.
- Use switch drivers that can drive the switches off faster than they can drive them on.

Other options to prevent shoot-through current may exist.





22.5 Applications

In many applications, the ability to detect a drop below or rise above a particular threshold is desirable. For example, the HLVD module could be periodically enabled to detect a Universal Serial Bus (USB) attach or detach. This assumes the device is powered by a lower voltage source than the USB when detached. An attach would indicate a high-voltage detect from, for example, 3.3V to 5V (the voltage on USB) and vice versa for a detach. This feature could save a design a few extra components and an attach signal (input pin).

For general battery applications, Figure 22-4 shows a possible voltage curve. Over time, the device voltage decreases. When the device voltage reaches voltage VA, the HLVD logic generates an interrupt at time TA. The interrupt could cause the execution of an ISR, which would allow the application to perform "house-keeping tasks" and perform a controlled shutdown before the device voltage exits the valid operating range at TB. The HLVD, thus, would give the application a time window, represented by the difference between TA and TB, to safely exit.

FIGURE 22-4: TYPICAL LOW-VOLTAGE DETECT APPLICATION




TABLE 24-1: OPCODE FIELD DESCRIPTIONS

| Field | Description |
|-------------------------|--|
| a | RAM access bit |
| | a = 0: RAM location in Access RAM (BSR register is ignored) |
| | a = 1: RAM bank is specified by BSR register |
| bbb | Bit address within an 8-bit file register (0 to 7). |
| BSR | Bank Select Register. Used to select the current RAM bank. |
| C, DC, Z, OV, N | ALU Status bits: Carry, Digit Carry, Zero, Overflow, Negative. |
| d | Destination select bit |
| | d = 0: store result in WREG |
| | d = 1: store result in file register f |
| dest | Destination: either the WREG register or the specified register file location. |
| f | 8-bit register file address (00h to FFh) or 2-bit FSR designator (0h to 3h). |
| f _s | 12-bit register file address (000h to FFFh). This is the source address. |
| f _d | 12-bit register file address (000h to FFFh). This is the destination address. |
| GIE | Global Interrupt Enable bit. |
| k | Literal field, constant data or label (may be either an 8-bit, 12-bit or a 20-bit value). |
| label | Label name. |
| mm | The mode of the TBLPTR register for the table read and table write instructions. |
| * | Only used with table read and table write instructions: |
| *+ | No change to register (such as TBLPTR with table reads and writes) Post-Increment register (such as TBLPTR with table reads and writes) |
| *- | , |
| | Post-Decrement register (such as TBLPTR with table reads and writes) |
| +* | Pre-Increment register (such as TBLPTR with table reads and writes) |
| n | The relative address (2's complement number) for relative branch instructions or the direct address for Call/Branch and Return instructions. |
| PC | Program Counter. |
| PCL | Program Counter Low Byte. |
| PCH | Program Counter High Byte. |
| PCLATH | Program Counter High Byte Latch. |
| PCLATU | Program Counter Upper Byte Latch. |
| PD | Power-down bit. |
| PRODH | Product of Multiply High Byte. |
| PRODL | Product of Multiply Low Byte. |
| S | Fast Call/Return mode select bit |
| 5 | s = 0: do not update into/from shadow registers |
| | s = 1: certain registers loaded into/from shadow registers (Fast mode) |
| TBLPTR | 21-bit Table Pointer (points to a Program Memory location). |
| TABLAT | 8-bit Table Latch. |
| TO | Time-out bit. |
| TOS | Top-of-Stack. |
| u | Unused or unchanged. |
| WDT | Watchdog Timer. |
| WREG | Working register (accumulator). |
| х | Don't care ('0' or '1'). The assembler will generate code with x = 0. It is the recommended form of use for |
| | compatibility with all Microchip software tools. |
| Z _S | 7-bit offset value for indirect addressing of register files (source). |
| z _d | 7-bit offset value for indirect addressing of register files (destination). |
| { } | Optional argument. |
| [+0x+] | Indicates an indexed address. |
| [text] | |
| (text) | The contents of text. |
| | The contents of text. Specifies bit n of the register indicated by the pointer expr. |
| (text) | |
| (text) [expr] <n></n> | Specifies bit n of the register indicated by the pointer expr. |
| (text) [expr] <n> →</n> | Specifies bit n of the register indicated by the pointer expr. Assigned to. |

BN

| BCF | Bit Clear f | | | | | |
|------------------|---|--|--|--|--|--|
| Syntax: | BCF f, b {,a} | | | | | |
| Operands: | $0 \le f \le 255$ $0 \le b \le 7$ $a \in [0,1]$ | | | | | |
| Operation: | $0 \rightarrow f < b >$ | | | | | |
| Status Affected: | None | | | | | |
| Encoding: | 1001 bbba ffff ffff | | | | | |
| Description: | Bit 'b' in register 'f' is cleared. If 'a' is '0', the Access Bank is selected If 'a' is '1', the BSR is used to select the | | | | | |

GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 24.2.3 "Byte-Oriented and **Bit-Oriented Instructions in Indexed**

Literal Offset Mode" for details.

Words: Cycles:

Q Cycle Activity: Q1 Q3 Q4 Q2 Decode Read Write **Process** register 'f' Data register 'f'

Example: BCF FLAG_REG, 7, 0

Before Instruction FLAG_REG = C7h After Instruction

FLAG_REG = 47h

| Synta | ax: | BN n | BN n | | | | | | |
|------------------|-----------------------|--|--|---------------------------|----------------|--|--|--|--|
| Oper | ands: | -128 ≤ n ≤ | $-128 \le n \le 127$ | | | | | | |
| Oper | ation: | • | if Negative bit is '1', $(PC) + 2 + 2n \rightarrow PC$ | | | | | | |
| Statu | s Affected: | None | None | | | | | | |
| Enco | ding: | 1110 | 0110 | nnnn | nnnn | | | | |
| Desc | ription: | If the Negative bit is '1', then the program will branch. The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a two-cycle instruction. | | | | | | | |
| Word | ls: | 1 | 1 | | | | | | |
| Cycle | es: | 1(2) | 1(2) | | | | | | |
| Q C If Ju | ycle Activity: mp: | | | | | | | | |
| | Q1 | Q2 | Q2 Q3 | | Q4 | | | | |
| | Decode | Read literal 'n' | Proce Dat | | Write to PC | | | | |
| | No operation | No operation | | No No operation operation | | | | | |
| If No | Jump: | | | | | | | | |
| | Q1 | Q2 | Q3 | <u> </u> | Q4 | | | | |
| | Decode | Read literal 'n' | Proce Dat | | No peration | | | | |
| nata operation | | | | | | | | | |

Branch if Negative

Example: HERE BN Jump Before Instruction

PC address (HERE)

After Instruction

If Negative PC

address (Jump)

If Negative PC

address (HERE + 2)

BNC Branch if Not Carry

Syntax: BNC n

Operands: -128 $\leq n \leq 127$ Operation: if Carry bit is '0',

 $(PC) + 2 + 2n \rightarrow PC$

Status Affected: None

Encoding: 1110 0011 nnnn nnnn Description: If the Carry bit is '0', then the program

will branch.

The 2's complement number '2n' is added to the PC. Since the PC will have

incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a

two-cycle instruction.

Words: 1 Cycles: 1(2)

Q Cycle Activity: If Jump:

| Q1 | Q2 | Q3 | Q4 |
|-----------|--------------|-----------|-------------|
| Decode | Read literal | Process | Write to PC |
| | ʻn' | Data | |
| No | No | No | No |
| operation | operation | operation | operation |

If No Jump:

| Q1 | Q2 | Q3 | Q4 | |
|--------|--------------|---------|-----------|--|
| Decode | Read literal | Process | No | |
| | 'n' | Data | operation | |

Example: HERE BNC Jump

Before Instruction

address (HERE) PC

After Instruction

If Carry

address (Jump)

If Carry PC

address (HERE + 2)

BNN Branch if Not Negative

Syntax: BNN n

Operands: $-128 \le n \le 127$

Operation: if Negative bit is '0', $(PC) + 2 + 2n \rightarrow PC$

Status Affected: None

Encoding: 1110 0111 nnnn nnnn

If the Negative bit is '0', then the Description:

program will branch.

The 2's complement number '2n' is added to the PC. Since the PC will have

incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a

two-cycle instruction.

Words: 1

Cycles: 1(2)

Q Cycle Activity: If Jump:

| Q1 | Q2 | Q3 | Q4 |
|-----------|--------------|-----------|-------------|
| Decode | Read literal | Process | Write to PC |
| | 'n' | Data | |
| No | No | No | No |
| operation | operation | operation | operation |

If No Jump:

| Q1 | Q2 | Q3 | Q4 | |
|--------|--------------|---------|-----------|--|
| Decode | Read literal | Process | No | |
| | 'n' | Data | operation | |

Example: HERE BNN Jump

Before Instruction

address (HERE) PC

After Instruction

If Negative PC address (Jump)

If Negative PC

address (HERE + 2)

| POP | Pop | Top o | f Return | Stack |
|-----|-----|-------|----------|-------|
| | | | | |

Syntax: POP Operands: None

Operation: $(TOS) \rightarrow bit bucket$

Status Affected: None

Encoding: 0000 0000 0000 0110

Description: The TOS value is pulled off the return stack and is discarded. The TOS value then becomes the previous value that was pushed onto the return stack. This instruction is provided to enable

the user to properly manage the return stack to incorporate a software stack.

Words: 1
Cycles: 1

Q Cycle Activity:

| Q1 | Q2 | Q3 | Q4 | |
|--------|-----------|---------|-----------|--|
| Decode | No | POP TOS | No | |
| | operation | value | operation | |

NEW

Example: POP GOTO

Before Instruction

TOS = 0031A2h

Stack (1 level down) = 014332h

After Instruction

TOS = 014332h PC = NEW PUSH Push Top of Return Stack

Syntax: PUSH Operands: None

Operation: $(PC + 2) \rightarrow TOS$

Status Affected: None

 Encoding:
 0000
 0000
 0000
 0101

The PC + 2 is pushed onto the top of the return stack. The previous TOS value is pushed down on the stack. This instruction allows implementing a software stack by modifying TOS and then pushing it onto the return stack.

Words: 1
Cycles: 1

Q Cycle Activity:

Description:

| Q1 | Q2 | Q3 | Q4 | |
|--------|--------------|-----------|-----------|--|
| Decode | Decode PUSH | | No | |
| | PC + 2 onto | operation | operation | |
| | return stack | | | |

Example: PUSH

Before Instruction

TOS = 345Ah PC = 0124h

After Instruction

PC = 0126h TOS = 0126h Stack (1 level down) = 345Ah

| RCALL | Relative Call | | | | | |
|------------------|---|------------------------|------|------|--|--|
| Syntax: | RCALL r | RCALL n | | | | |
| Operands: | -1024 ≤ n | $-1024 \le n \le 1023$ | | | | |
| Operation: | $(PC) + 2 \rightarrow TOS,$ $(PC) + 2 + 2n \rightarrow PC$ | | | | | |
| Status Affected: | None | | | | | |
| Encoding: | 1101 | 1nnn | nnnn | nnnn | | |
| Description: | Subroutine call with a jump up to 1K from the current location. First, return | | | | | |

address (PC + 2) is pushed onto the stack. Then, add the 2's complement number '2n' to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is a

two-cycle instruction.

Words: 1 Cycles: 2

Q Cycle Activity:

| | Q1 | Q2 | Q3 | Q4 | |
|---|-----------|---------------------|-----------------|-------------|--|
| | Decode | Read literal 'n' | Process Data | Write to PC | |
| | | PUSH PC to stack | | | |
| ĺ | No | No | No | No | |
| l | operation | operation | operation | operation | |

Example: HERE RCALL Jump

Before Instruction

PC = Address (HERE)

After Instruction

PC = Address (Jump) TOS = Address (HERE + 2)

| RESET | Reset | | | | | | | |
|-------------------|--|----------------|---|--|------|--|--|--|
| Syntax: | RESET | RESET | | | | | | |
| Operands: | None | | | | | | | |
| Operation: | Reset all registers and flags that are affected by a $\overline{\text{MCLR}}$ Reset. | | | | | | | |
| Status Affected: | All | All | | | | | | |
| Encoding: | 0000 | 0 0000 1111 11 | | | 1111 | | | |
| Description: | This instruction provides a way to execute a MCLR Reset in software. | | | | | | | |
| Words: | 1 | | | | | | | |
| Cycles: | 1 | | | | | | | |
| Q Cycle Activity: | | | | | | | | |
| Q1 | Q2 | Q3 | i | | Q4 | | | |
| Decode | Start | Start No No | | | | | | |

Example: RESET

After Instruction

Registers = Reset Value Flags* = Reset Value

Reset

operation

operation

26.2 DC Characteristics: Power-Down and Supply Current

PIC18F2525/2620/4525/4620 (Industrial) PIC18LF2525/2620/4525/4620 (Industrial) (Continued)

| PIC18LF2525/2620/4525/4620 (Industrial) | | Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{Ta} \le +85^{\circ}\text{C}$ for industrial | | | | | | | |
|---|-------------------------------------|--|--|-------|------------|--------------|--------------------------------------|--|--|
| PIC18F2525/2620/4525/4620 (Industrial, Extended) | | | Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for industrial $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for extended | | | | | | |
| Param No. | Device | Тур | Max | Units | Conditions | | | | |
| | Supply Current (IDD) ⁽²⁾ | | | | | | | | |
| | PIC18LFX525/X620 | 250 | 350 | μΑ | -40°C | | | | |
| | | 260 | 350 | μА | +25°C | VDD = 2.0V | | | |
| | | 250 | 350 | μΑ | +85°C | | | | |
| | PIC18LFX525/X620 | 550 | 650 | μΑ | -40°C | | 5 4.801 | | |
| | | 480 | 640 | μА | +25°C | VDD = 3.0V | Fosc = 1 MHz (PRI_RUN , | | |
| | | 460 | 600 | μА | +85°C | | EC oscillator) | | |
| | All devices | 1.2 | 1.5 | mA | -40°C | | 20 ddoinator, | | |
| | | 1.1 | 1.4 | mΑ | +25°C | VDD = 5.0V | | | |
| | | 1.0 | 1.3 | mΑ | +85°C | 1 VDD = 5.0V | | | |
| | Extended devices only | 1.0 | 3.0 | mΑ | +125°C | | | | |
| | PIC18LFX525/X620 | 0.72 | 1.0 | mA | -40°C | | | | |
| | | 0.74 | 1.0 | mΑ | +25°C | VDD = 2.0V | | | |
| | | 0.74 | 1.0 | mA | +85°C | | Fosc = 4 MHz | | |
| | PIC18LFX525/X620 | 1.3 | 1.8 | mA | -40°C | | | | |
| | | 1.3 | 1.8 | mΑ | +25°C | VDD = 3.0V | | | |
| | | 1.3 | 1.8 | mΑ | +85°C | | (PRI_RUN , EC oscillator) | | |
| | All devices | 2.7 | 4.0 | mA | -40°C | | 20 oodinator) | | |
| | | 2.6 | 4.0 | mΑ | +25°C | VDD = 5.0V | | | |
| | | 2.5 | 4.0 | mΑ | +85°C | V DD = 5.0 V | | | |
| | Extended devices only | 2.6 | 5.0 | mA | +125°C | | | | |
| | Extended devices only | 8.4 | 13 | mA | +125°C | VDD = 4.2V | Fosc = 25 MHz | | |
| | | 11 | 16 | mA | +125°C | VDD = 5.0V | (PRI_RUN , EC oscillator) | | |
| | All devices | 15 | 20 | mA | -40°C | | | | |
| | | 15 | 20 | mA | +25°C | VDD = 4.2V | F | | |
| | | 15 | 20 | mA | +85°C | | Fosc = 40 MHz | | |
| | All devices | 20 | 25 | mΑ | -40°C | | (PRI_RUN , EC oscillator) | | |
| | | 20 | 25 | mΑ | +25°C | VDD = 5.0V | LO OSCIIIATOI) | | |
| | | 20 | 25 | mΑ | +85°C | | | | |

Legend: Shading of rows is to assist in readability of the table.

- Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or Vss and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).
 - 2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

 $\overline{\text{OSC1}}$ = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD or Vss; $\overline{\text{MCLR}}$ = VDD; WDT enabled/disabled as specified.

- 3: When operation below -10°C is expected, use T1OSC High-Power mode, where LPT1OSC (CONFIG3H<2>) = 0. When operation will always be above -10°C, then the low-power Timer1 oscillator may be selected.
- **4:** BOR and HLVD enable internal band gap reference. With both modules enabled, current consumption will be less than the sum of both specifications.

26.2 DC Characteristics: Power-Down and Supply Current

PIC18F2525/2620/4525/4620 (Industrial)

PIC18LF2525/2620/4525/4620 (Industrial) (Continued)

| PIC18LF2 | 525/2620/4525/4620 rial) | Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{Ta} \le +85^{\circ}\text{C}$ for industrial | | | | | | |
|---|---------------------------------|---|----------|----------|--|-------------|------------------------|--|
| PIC18F2525/2620/4525/4620 (Industrial, Extended) | | Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for industrial $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for extended | | | | | | |
| Param No. | Device | Тур | Max | Units | | Conditio | ons | |
| | Module Differential Currer | nts (∆lw | DT, ∆lB¢ | or, ∆llv | D, \triangle IOSCB, \triangle IAD) | | | |
| D026 | A/D Converter | 0.2 | 1.0 | μΑ | -40°C to +85°C | VDD = 2.0V | | |
| (∆IAD) | | 0.2 | 1.0 | μΑ | -40°C to +85°C | VDD = 3.0V | A /D | |
| | | 0.2 | 1.0 | μΑ | -40°C to +85°C | \/== F 0\/ | A/D on, not converting | |
| | | 0.5 | 4.0 | μА | -40°C to +125°C | VDD = 5.0V | | |
| D022 | Watchdog Timer | 1.3 | 2.2 | μА | -40°C | | | |
| (∆lwdt) | | 1.4 | 2.2 | μА | +25°C | VDD = 2.0V | | |
| | | 1.6 | 2.3 | μΑ | +85°C | | | |
| | | 1.9 | 3.5 | μΑ | -40°C | | | |
| | | 2.0 | 3.5 | μΑ | +25°C | VDD = 3.0V | | |
| | | 2.2 | 3.5 | μΑ | +85°C | | | |
| | | 3.0 | 7.5 | μΑ | -40°C | | | |
| | | 3.5 | 7.5 | μΑ | +25°C | \/== F 0\/ | | |
| | | 3.5 | 7.8 | μΑ | +85°C | VDD = 5.0V | | |
| | | 4.0 | 10 | μΑ | +125°C | | | |
| D022A | Brown-out Reset ⁽⁴⁾ | 35 | 50 | μА | -40°C to +85°C | VDD = 3.0V | | |
| (∆lbor) | | 40 | 55 | μА | -40°C to +85°C | | | |
| | | 55 | 65 | μΑ | -40°C to +125°C | \/DD | | |
| | | 0 | 2 | μΑ | -40°C to +85°C | VDD = 5.0V | Sleep mode, | |
| | | 0 | 5 | μΑ | -40°C to +125°C | | BOREN1:BOREN0 = 10 | |
| D022B | High/Low-Voltage | 22 | 38 | μΑ | -40°C to +85°C | VDD = 2.0V | | |
| (∆llvd) | Detect ⁽⁴⁾ | 25 | 40 | μΑ | -40°C to +85°C | VDD = 3.0V | | |
| | | 29 | 45 | μΑ | -40°C to +85°C | VDD = 5.0V | | |
| | | 30 | 45 | μΑ | -40°C to +125°C | 0.0V = 0.0V | | |

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or Vss and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD or VSS;

MCLR = VDD; WDT enabled/disabled as specified.

- 3: When operation below -10°C is expected, use T1OSC High-Power mode, where LPT1OSC (CONFIG3H<2>) = 0. When operation will always be above -10°C, then the low-power Timer1 oscillator may be selected.
- **4:** BOR and HLVD enable internal band gap reference. With both modules enabled, current consumption will be less than the sum of both specifications.

TABLE 26-19: I²C™ BUS DATA REQUIREMENTS (SLAVE MODE)

| Param. No. | Symbol | Charact | eristic | Min | Max | Units | Conditions |
|---------------|---------|-------------------------------|--------------|-------------|------|-------|--|
| 100 | THIGH | Clock High Time | 100 kHz mode | 4.0 | _ | μS | |
| | | | 400 kHz mode | 0.6 | _ | μS | |
| | | | MSSP module | 1.5 TcY | _ | | |
| 101 | TLOW | Clock Low Time | 100 kHz mode | 4.7 | _ | μS | |
| | | | 400 kHz mode | 1.3 | _ | μS | |
| | | | MSSP module | 1.5 TcY | _ | | |
| 102 | TR | SDA and SCL Rise Time | 100 kHz mode | _ | 1000 | ns | |
| | | | 400 kHz mode | 20 + 0.1 CB | 300 | ns | CB is specified to be from 10 to 400 pF |
| 103 | TF | SDA and SCL Fall Time | 100 kHz mode | _ | 300 | ns | |
| | | | 400 kHz mode | 20 + 0.1 CB | 300 | ns | CB is specified to be from 10 to 400 pF |
| 90 | Tsu:sta | Start Condition Setup Time | 100 kHz mode | 4.7 | _ | μS | Only relevant for Repeated Start condition |
| | | | 400 kHz mode | 0.6 | _ | μS | |
| 91 | THD:STA | Start Condition | 100 kHz mode | 4.0 | _ | μS | After this period, the first |
| | | Hold Time | 400 kHz mode | 0.6 | _ | μS | clock pulse is generated |
| 106 | THD:DAT | Data Input Hold Time | 100 kHz mode | 0 | _ | ns | |
| | | | 400 kHz mode | 0 | 0.9 | μS | |
| 107 | Tsu:dat | Data Input Setup Time | 100 kHz mode | 250 | _ | ns | (Note 2) |
| | | | 400 kHz mode | 100 | _ | ns | |
| 92 | Tsu:sto | Stop Condition Setup Time | 100 kHz mode | 4.7 | _ | μS | |
| | | | 400 kHz mode | 0.6 | _ | μS | |
| 109 | Таа | Output Valid from Clock | 100 kHz mode | _ | 3500 | ns | (Note 1) |
| | | | 400 kHz mode | _ | _ | ns | |
| 110 | TBUF | Bus Free Time | 100 kHz mode | 4.7 | _ | μS | Time the bus must be free |
| | | | 400 kHz mode | 1.3 | _ | μS | before a new transmission can start |
| D102 | Св | Bus Capacitive Load | ding | _ | 400 | pF | |

Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.

^{2:} A Fast mode I²C bus device can be used in a Standard mode I²C bus system, but the requirement TSU:DAT ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line, TR max. + TSU:DAT = 1000 + 250 = 1250 ns (according to the Standard mode I²C bus specification), before the SCL line is released.

| C | | Interrupts | |
|--|-----|--------------------------------------|-----------------|
| C Compilers | | Operation | |
| MPLAB C18 | 318 | Operation During Sleep | |
| MPLAB C30 | | Outputs | |
| CALL | | Reference | |
| CALLW | _ | External Signal | |
| Capture (CCP Module) | | Internal Signal | |
| Associated Registers | | Response Time | |
| CCP Pin Configuration | | Comparator Specifications | |
| CCPRxH:CCPRxL Registers | | Comparator Voltage Reference | |
| Prescaler | | Accuracy and Error | |
| Software Interrupt | | Associated Registers | |
| Timer1/Timer3 Mode Selection | | Configuring | |
| Capture (ECCP Module) | | Connection Considerations | 240 |
| Capture/Compare/PWM (CCP) | | Effects of a Reset | 240 |
| Capture Mode. See Capture. | | Operation During Sleep | 240 |
| CCPRxH Register | 140 | Compare (CCP Module) | 142 |
| CCPRxL Register | | Associated Registers | 143 |
| Compare Mode. See Compare. | 140 | CCPRx Register | |
| Interaction of Two CCP Modules | 140 | Pin Configuration | 142 |
| Module Configuration | | Software Interrupt | 142 |
| Pin Assignment | | Special Event Trigger | . 137, 142, 232 |
| Timer Resources | | Timer1/Timer3 Mode Selection | 142 |
| Clock Sources | | Compare (ECCP Module) | 148 |
| Selecting the 31 kHz Source | _ | Special Event Trigger | 148 |
| Selecting the 31 kHz Source | | Computed GOTO | 56 |
| CLRF | | Configuration Bits | 249 |
| CLRWDT | | Context Saving During Interrupts | 121 |
| Code Examples | 203 | Conversion Considerations | 395 |
| 16 x 16 Signed Multiply Routine | 00 | CPFSEQ | 284 |
| | | CPFSGT | 285 |
| 16 x 16 Unsigned Multiply Routine | | CPFSLT | 285 |
| 8 x 8 Signed Multiply Routine | | Crystal Oscillator/Ceramic Resonator | 23 |
| 8 x 8 Unsigned Multiply Routine | | Customer Change Notification Service | |
| Changing Between Capture Prescalers | | Customer Notification Service | 407 |
| Computed GOTO Using an Offset Value Data EEPROM Read | | Customer Support | 407 |
| Data EEPROM Refresh Routine | | D | |
| Data EEPROM Write | | D | |
| Erasing a Flash Program Memory Row | | Data Addressing Modes | 67 |
| Fast Register Stack | | Comparing Options with the Extended | |
| | 50 | Instruction Set Enabled | 70 |
| How to Clear RAM (Bank 1) Using Indirect Addressing | 67 | Direct | 67 |
| Implementing a Real-Time Clock | 07 | Indexed Literal Offset | 69 |
| . • | 121 | Instructions Affected | 69 |
| Using a Timer1 Interrupt ServiceInitializing PORTA | | Indirect | 67 |
| | | Inherent and Literal | 67 |
| Initializing PORTS | | Data EEPROM Memory | |
| Initializing PORTCInitializing PORTD | | Associated Registers | 77 |
| | | EEADR and EEADRH Registers | 73 |
| Initializing PORTE | | EECON1 and EECON2 Registers | 73 |
| Loading the SSPBUF (SSPSR) Register | | Operation During Code-Protect | 76 |
| Reading a Flash Program Memory Word | 03 | Protection Against Spurious Write | 76 |
| Saving STATUS, WREG and | 101 | Reading | 75 |
| BSR Registers in RAM | | Using | 76 |
| Writing to Flash Program Memory | | Write Verify | |
| Code Protection | | Writing | |
| Associated Registers | | Data Memory | |
| Configuration Register Protection | | Access Bank | 61 |
| Data EEPROM | | and the Extended Instruction Set | |
| Program Memory | | Bank Select Register (BSR) | |
| COMF | | General Purpose Registers | |
| Comparator | | Map for PIC18FX525/X620 | |
| Analog Input Connection Considerations | | Special Function Registers | |
| Associated Registers | | DAW | |
| Configuration | | DC and AC Characteristics | |
| Effects of a Reset | 236 | Graphs and Tables | 264 |

| High/Low-Voltage Detect | 243 | Instruction Set | 26 ⁻ |
|---|----------|--------------------------------------|-----------------|
| Applications | 246 | ADDLW | 273 |
| Associated Registers | 247 | ADDWF | 273 |
| Characteristics | 339 | ADDWF (Indexed Literal Offset Mode) | 31 |
| Current Consumption | 245 | ADDWFC | |
| Effects of a Reset | 247 | ANDLW | 27 |
| Operation | 244 | ANDWF | 27 |
| During Sleep | | BC | 27! |
| Setup | | BCF | |
| Start-up Time | | BN | |
| Typical Application | | BNC | |
| HLVD. See High/Low-Voltage Detect | | BNN | |
| TIEVE. OUT INSTITEOW VOILAGE DOLOGI. | 240 | BNOV | |
| | | BNZ | |
| I/O Ports | 91 | BOV | |
| I ² C Mode (MSSP) | | BRA | _ |
| Acknowledge Sequence Timing | 194 | BSF | |
| Baud Rate Generator | | BSF (Indexed Literal Offset Mode) | |
| Bus Collision | 107 | BTFSC | |
| During a Repeated Start Condition | 108 | BTFSS | |
| During a Start Condition | | | _ |
| • | | BTG | |
| During a Stop Condition | | BZ | |
| Clock Arbitration | | CALL | |
| Clock Stretching | | CLRF | _ |
| 10-Bit Slave Receive Mode (SEN = 1) | | CLRWDT | |
| 10-Bit Slave Transmit Mode | | COMF | 284 |
| 7-Bit Slave Receive Mode (SEN = 1) | 180 | CPFSEQ | 284 |
| 7-Bit Slave Transmit Mode | 180 | CPFSGT | 28 |
| Clock Synchronization and the CKP bit | | CPFSLT | 28 |
| (SEN = 1) | 181 | DAW | 280 |
| Effects of a Reset | 195 | DCFSNZ | _ |
| General Call Address Support | | DECF | |
| I ² C Clock Rate w/BRG | | DECFSZ | |
| Master Mode | | Extended Instruction Set | |
| Operation | | General Format | |
| · | | | |
| Reception | | GOTO | _ |
| Repeated Start Condition Timing | | INCF | |
| Start Condition Timing | | INCFSZ | |
| Transmission | 191 | INFSNZ | _ |
| Multi-Master Communication, Bus Collision | | IORLW | |
| and Arbitration | | IORWF | 290 |
| Multi-Master Mode | | LFSR | 29 ⁻ |
| Operation | 174 | MOVF | 29 ⁻ |
| Read/Write Bit Information (R/W Bit) | 174, 175 | MOVFF | 29 |
| Registers | 170 | MOVLB | 29 |
| Serial Clock (RC3/SCK/SCL) | 175 | MOVLW | 29: |
| Slave Mode | | MOVWF | |
| Addressing | | MULLW | |
| Reception | | MULWF | |
| Transmission | | NEGF | _ |
| | | | _ |
| Sleep Operation | | NOP | |
| Stop Condition Timing | | Opcode Field Descriptions | |
| ID Locations | | POP | |
| INCF | | PUSH | _ |
| INCFSZ | | RCALL | |
| In-Circuit Debugger | | RESET | 29 |
| In-Circuit Serial Programming (ICSP) | 249, 266 | RETFIE | 298 |
| Indexed Literal Offset Addressing | | RETLW | 29 |
| and Standard PIC18 Instructions | 314 | RETURN | 29 |
| Indexed Literal Offset Mode | 314 | RLCF | 29 |
| Indirect Addressing | 68 | RLNCF | |
| INFSNZ | | RRCF | |
| Initialization Conditions for all Registers | | RRNCF | |
| Instruction Cycle | | SETF | |
| Clocking Scheme | | SETF (Indexed Literal Offset Mode) | |
| Instruction Flow/Pipelining | 57 | OL 11 (IIIdexed Literal Oliset Mode) | 313 |