



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	25MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, HLVD, POR, PWM, WDT
Number of I/O	36
Program Memory Size	64KB (32K x 16)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	3.8K x 8
Voltage - Supply (Vcc/Vdd)	4.2V ~ 5.5V
Data Converters	A/D 13x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Through Hole
Package / Case	40-DIP (0.600", 15.24mm)
Supplier Device Package	40-PDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f4620-e-p

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin Name	Pi	n Numb	ber	Pin	Buffer	Description
Pin Name	PDIP	QFN	TQFP	Туре	Туре	Description
MCLR/VPP/RE3 MCLR	1	18	18	I	ST	Master Clear (input) or programming voltage (input). Master Clear (Reset) input. This pin is an active-low Reset to the device.
VPP				Р		Programming voltage input.
RE3				Ι	ST	Digital input.
OSC1/CLKI/RA7 OSC1	13	32	30	I	ST	Oscillator crystal or external clock input. Oscillator crystal input or external clock source input. ST buffer when configured in RC mode;
CLKI				I	CMOS	analog otherwise. External clock source input. Always associated with pin function OSC1. (See related OSC1/CLKI, OSC2/CLKO pins.)
RA7				I/O	TTL	General purpose I/O pin.
OSC2/CLKO/RA6 OSC2	14	33	31	0	_	Oscillator crystal or clock output. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode.
CLKO				0	_	In RC mode, OSC2 pin outputs CLKO which has 1/4 the frequency of OSC1 and denotes
RA6				I/O	TTL	the instruction cycle rate. General purpose I/O pin.
Legend: TTL = TTL o ST = Schm	•	•		/IOS lev		CMOS = CMOS compatible input or output = Input

TABLE 1-3: PIC18F4525/4620 PINOUT I/O DESCRIPTIONS

Ρ = Power

O = Output Note 1: Default assignment for CCP2 when the CCP2MX Configuration bit is set.

2: Alternate assignment for CCP2 when the CCP2MX Configuration bit is cleared.

3: For the QFN package, it is recommended that the bottom pad be connected to Vss.

Register	Ар	plicabl	e Devi	ces	Power-on Reset, Brown-out Reset	MCLR Resets, WDT Reset, RESET Instruction, Stack Resets	Wake-up via WDT or Interrupt	
TOSU	2525	2620	4525	4620	0 0000	0 0000	0 uuuu (3)	
TOSH	2525	2620	4525	4620	0000 0000	0000 0000	uuuu uuuu (3)	
TOSL	2525	2620	4525	4620	0000 0000	0000 0000	uuuu uuuu (3)	
STKPTR	2525	2620	4525	4620	00-0 0000	uu-0 0000	uu-u uuuu (3)	
PCLATU	2525	2620	4525	4620	0 0000	0 0000	u uuuu	
PCLATH	2525	2620	4525	4620	0000 0000	0000 0000	uuuu uuuu	
PCL	2525	2620	4525	4620	0000 0000	0000 0000	PC + 2 ⁽²⁾	
TBLPTRU	2525	2620	4525	4620	00 0000	00 0000	uu uuuu	
TBLPTRH	2525	2620	4525	4620	0000 0000	0000 0000	uuuu uuuu	
TBLPTRL	2525	2620	4525	4620	0000 0000	0000 0000	uuuu uuuu	
TABLAT	2525	2620	4525	4620	0000 0000	0000 0000	uuuu uuuu	
PRODH	2525	2620	4525	4620	XXXX XXXX	uuuu uuuu	uuuu uuuu	
PRODL	2525	2620	4525	4620	XXXX XXXX	uuuu uuuu	uuuu uuuu	
INTCON	2525	2620	4525	4620	0000 000x	0000 000u	uuuu uuuu (1)	
INTCON2	2525	2620	4525	4620	1111 -1-1	1111 -1-1	uuuu -u-u (1)	
INTCON3	2525	2620	4525	4620	11-0 0-00	11-0 0-00	uu-u u-uu (1)	
INDF0	2525	2620	4525	4620	N/A	N/A	N/A	
POSTINC0	2525	2620	4525	4620	N/A	N/A	N/A	
POSTDEC0	2525	2620	4525	4620	N/A	N/A	N/A	
PREINC0	2525	2620	4525	4620	N/A	N/A	N/A	
PLUSW0	2525	2620	4525	4620	N/A	N/A	N/A	
FSR0H	2525	2620	4525	4620	0000	0000	uuuu	
FSR0L	2525	2620	4525	4620	XXXX XXXX	uuuu uuuu	uuuu uuuu	
WREG	2525	2620	4525	4620	XXXX XXXX	uuuu uuuu	uuuu uuuu	
INDF1	2525	2620	4525	4620	N/A	N/A	N/A	
POSTINC1	2525	2620	4525	4620	N/A	N/A	N/A	
POSTDEC1	2525	2620	4525	4620	N/A	N/A	N/A	
PREINC1	2525	2620	4525	4620	N/A	N/A	N/A	
PLUSW1	2525	2620	4525	4620	N/A	N/A	N/A	

TABLE 4-4: INITIALIZATION CONDITIONS FOR ALL REGISTERS

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

- 2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).
- **3:** When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.
- 4: See Table 4-3 for Reset value for specific condition.
- **5:** Bits 6 and 7 of PORTA, LATA and TRISA are enabled, depending on the oscillator mode selected. When not enabled as PORTA pins, they are disabled and read '0'.

Register	Ар	plicabl	e Devi	ces	Power-on Reset, Brown-out Reset	MCLR Resets, WDT Reset, RESET Instruction, Stack Resets	Wake-up via WDT or Interrupt
ADRESH	2525	2620	4525	4620	XXXX XXXX	uuuu uuuu	uuuu uuuu
ADRESL	2525	2620	4525	4620	XXXX XXXX	uuuu uuuu	uuuu uuuu
ADCON0	2525	2620	4525	4620	00 0000	00 0000	uu uuuu
ADCON1	2525	2620	4525	4620	00 0qqq	00 0qqq	uu uuuu
ADCON2	2525	2620	4525	4620	0-00 0000	0-00 0000	u-uu uuuu
CCPR1H	2525	2620	4525	4620	XXXX XXXX	uuuu uuuu	uuuu uuuu
CCPR1L	2525	2620	4525	4620	XXXX XXXX	uuuu uuuu	uuuu uuuu
CCP1CON	2525	2620	4525	4620	0000 0000	0000 0000	uuuu uuuu
	2525	2620	4525	4620	00 0000	00 0000	uu uuuu
CCPR2H	2525	2620	4525	4620	XXXX XXXX	սսսս սսսս	uuuu uuuu
CCPR2L	2525	2620	4525	4620	XXXX XXXX	uuuu uuuu	uuuu uuuu
CCP2CON	2525	2620	4525	4620	00 0000	00 0000	uu uuuu
BAUDCON	2525	2620	4525	4620	0100 0-00	0100 0-00	uuuu u-uu
PWM1CON	2525	2620	4525	4620	0000 0000	0000 0000	uuuu uuuu
ECCP1AS	2525	2620	4525	4620	0000 0000	0000 0000	uuuu uuuu
	2525	2620	4525	4620	0000 00	0000 00	uuuu uu
CVRCON	2525	2620	4525	4620	0000 0000	0000 0000	uuuu uuuu
CMCON	2525	2620	4525	4620	0000 0111	0000 0111	uuuu uuuu
TMR3H	2525	2620	4525	4620	XXXX XXXX	uuuu uuuu	uuuu uuuu
TMR3L	2525	2620	4525	4620	XXXX XXXX	uuuu uuuu	uuuu uuuu
T3CON	2525	2620	4525	4620	0000 0000	uuuu uuuu	uuuu uuuu
SPBRGH	2525	2620	4525	4620	0000 0000	0000 0000	uuuu uuuu
SPBRG	2525	2620	4525	4620	0000 0000	0000 0000	uuuu uuuu
RCREG	2525	2620	4525	4620	0000 0000	0000 0000	uuuu uuuu
TXREG	2525	2620	4525	4620	0000 0000	0000 0000	uuuu uuuu
TXSTA	2525	2620	4525	4620	0000 0010	0000 0010	uuuu uuuu
RCSTA	2525	2620	4525	4620	0000 000x	0000 000x	uuuu uuuu
EEADRH	2585	2680	4585	4680	00	00	uu
EEADR	2525	2620	4525	4620	0000 0000	0000 0000	uuuu uuuu
EEDATA	2525	2620	4525	4620	0000 0000	0000 0000	uuuu uuuu
EECON2	2525	2620	4525	4620	0000 0000	0000 0000	0000 0000
EECON1	2525	2620	4525	4620	xx-0 x000	uu-0 u000	uu-0 u000

TABLE 4-4: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

3: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

4: See Table 4-3 for Reset value for specific condition.

5: Bits 6 and 7 of PORTA, LATA and TRISA are enabled, depending on the oscillator mode selected. When not enabled as PORTA pins, they are disabled and read '0'.

5.1.2.4 Stack Full and Underflow Resets

Device Resets on stack overflow and stack underflow conditions are enabled by setting the STVREN bit in Configuration Register 4L. When STVREN is set, a full or underflow will set the appropriate STKFUL or STKUNF bit and then cause a device Reset. When STVREN is cleared, a full or underflow condition will set the appropriate STKFUL or STKUNF bit but not cause a device Reset. The STKFUL or STKUNF bits are cleared by the user software or a Power-on Reset.

5.1.3 FAST REGISTER STACK

A Fast Register Stack is provided for the STATUS, WREG and BSR registers, to provide a "fast return" option for interrupts. The stack for each register is only one level deep and is neither readable nor writable. It is loaded with the current value of the corresponding register when the processor vectors for an interrupt. All interrupt sources will push values into the stack registers. The values in the registers are then loaded back into their associated registers if the RETFIE, FAST instruction is used to return from the interrupt.

If both low and high-priority interrupts are enabled, the stack registers cannot be used reliably to return from low-priority interrupts. If a high-priority interrupt occurs while servicing a low-priority interrupt, the stack register values stored by the low-priority interrupt will be overwritten. In these cases, users must save the key registers in software during a low-priority interrupt.

If interrupt priority is not used, all interrupts may use the Fast Register Stack for returns from interrupt. If no interrupts are used, the Fast Register Stack can be used to restore the STATUS, WREG and BSR registers at the end of a subroutine call. To use the Fast Register Stack for a subroutine call, a CALL label, FAST instruction must be executed to save the STATUS, WREG and BSR registers to the Fast Register Stack. A RETURN, FAST instruction is then executed to restore these registers from the Fast Register Stack.

Example 5-1 shows a source code example that uses the Fast Register Stack during a subroutine call and return.

EXAMPLE 5-1: FAST REGISTER STACK CODE EXAMPLE

CALL	SUB1, FAST	;STATUS, WREG, BSR ;SAVED IN FAST REGISTER ;STACK
SUB1	•	
	• RETURN, FAST	;RESTORE VALUES SAVED ;IN FAST REGISTER STACK

5.1.4 LOOK-UP TABLES IN PROGRAM MEMORY

There may be programming situations that require the creation of data structures, or look-up tables, in program memory. For PIC18 devices, look-up tables can be implemented in two ways:

- Computed GOTO
- Table Reads

5.1.4.1 Computed GOTO

A computed GOTO is accomplished by adding an offset to the program counter. An example is shown in Example 5-2.

A look-up table can be formed with an ADDWF PCL instruction and a group of RETLW nn instructions. The W register is loaded with an offset into the table before executing a call to that table. The first instruction of the called routine is the ADDWF PCL instruction. The next instruction executed will be one of the RETLW nn instructions that returns the value 'nn' to the calling function.

The offset value (in WREG) specifies the number of bytes that the program counter should advance and should be multiples of 2 (LSb = 0).

In this method, only one data byte may be stored in each instruction location and room on the return address stack is required.

EXAMPLE 5-2: COMPUTED GOTO USING AN OFFSET VALUE


	MOVF CALL	OFFSET, TABLE	W
ORG	nn00h		
TABLE	ADDWF	PCL	
	RETLW	nnh	
	RETLW	nnh	
	RETLW	nnh	
	•		
	•		
	•		

5.1.4.2 Table Reads and Table Writes

A better method of storing data in program memory allows two bytes of data to be stored in each instruction location.

Look-up table data may be stored two bytes per program word by using table reads and writes. The Table Pointer (TBLPTR) register specifies the byte address and the Table Latch (TABLAT) register contains the data that is read from or written to program memory. Data is transferred to or from program memory one byte at a time.

Table read and table write operations are discussed further in Section 7.1 "Table Reads and Table Writes".



7.0 FLASH PROGRAM MEMORY

The Flash program memory is readable, writable and erasable during normal operation over the entire VDD range.

A read from program memory is executed on one byte at a time. A write to program memory is executed on blocks of 64 bytes at a time. Program memory is erased in blocks of 64 bytes at a time. A bulk erase operation may not be issued from user code.

Writing or erasing program memory will cease instruction fetches until the operation is complete. The program memory cannot be accessed during the write or erase, therefore, code cannot execute. An internal programming timer terminates program memory writes and erases.

A value written to program memory does not need to be a valid instruction. Executing a program memory location that forms an invalid instruction results in a NOP.

7.1 Table Reads and Table Writes

In order to read and write program memory, there are two operations that allow the processor to move bytes between the program memory space and the data RAM:

- Table Read (TBLRD)
- Table Write (TBLWT)


The program memory space is 16 bits wide, while the data RAM space is 8 bits wide. Table reads and table writes move data between these two memory spaces through an 8-bit register (TABLAT).

Table read operations retrieve data from program memory and place it into the data RAM space. Figure 7-1 shows the operation of a table read with program memory and data RAM.

Table write operations store data from the data memory space into holding registers in program memory. The procedure to write the contents of the holding registers into program memory is detailed in **Section 7.5** "**Writing to Flash Program Memory**". Figure 7-2 shows the operation of a table write with program memory and data RAM.

Table operations work with byte entities. A table block containing data, rather than program instructions, is not required to be word aligned. Therefore, a table block can start and end at any byte address. If a table write is being used to write executable code into program memory, program instructions will need to be word-aligned.

FIGURE 7-1: TABLE READ OPERATION



Pin	Function	TRIS Setting	I/O	l/O Type	Description
RC0/T1OSO/	RC0	0	0	DIG	LATC<0> data output.
T13CKI		1	Ι	ST	PORTC<0> data input.
	T1OSO	х	0	ANA	Timer1 oscillator output; enabled when Timer1 oscillator enabled. Disables digital I/O.
	T13CKI	1	Ι	ST	Timer1/Timer3 counter input.
RC1/T1OSI/CCP2	RC1	0	0	DIG	LATC<1> data output.
		1	Ι	ST	PORTC<1> data input.
	T1OSI	x	Ι	ANA	Timer1 oscillator input; enabled when Timer1 oscillator enabled. Disables digital I/O.
	CCP2 ⁽¹⁾	0	0	DIG	CCP2 compare and PWM output; takes priority over port data.
		1	Ι	ST	CCP2 capture input.
RC2/CCP1/P1A	RC2	0	0	DIG	LATC<2> data output.
		1	Ι	ST	PORTC<2> data input.
	CCP1	0	0	DIG	ECCP1 compare or PWM output; takes priority over port data.
		1	Ι	ST	ECCP1 capture input.
	P1A ⁽²⁾	0	0	DIG	ECCP1 Enhanced PWM output, channel A. May be configured for tri-state during Enhanced PWM shutdown events. Takes priority over port data.
RC3/SCK/SCL	RC3	0	0	DIG	LATC<3> data output.
		1	Ι	ST	PORTC<3> data input.
	SCK	0	0	DIG	SPI clock output (MSSP module); takes priority over port data.
		1		ST	SPI clock input (MSSP module).
	SCL	0	0	DIG	I ² C [™] clock output (MSSP module); takes priority over port data.
		1	Ι	I ² C/SMB	I ² C clock input (MSSP module); input type depends on module setting
RC4/SDI/SDA	RC4	0	0	DIG	LATC<4> data output.
		1	Ι	ST	PORTC<4> data input.
	SDI	1	Ι	ST	SPI data input (MSSP module).
	SDA	0	0	DIG	I ² C data output (MSSP module); takes priority over port data.
		1	Ι	I ² C/SMB	I ² C data input (MSSP module); input type depends on module setting.
RC5/SDO	RC5	0	0	DIG	LATC<5> data output.
		1	Ι	ST	PORTC<5> data input.
	SDO	0	0	DIG	SPI data output (MSSP module); takes priority over port data.
RC6/TX/CK	RC6	0	0	DIG	LATC<6> data output.
		1	Ι	ST	PORTC<6> data input.
	ТΧ	0	0	DIG	Asynchronous serial transmit data output (EUSART module); takes priority over port data. User must configure as output.
	СК	0	0	DIG	Synchronous serial clock output (EUSART module); takes priority over port data.
		1	Ι	ST	Synchronous serial clock input (EUSART module).
RC7/RX/DT	RC7	0	0	DIG	LATC<7> data output.
		1	Ι	ST	PORTC<7> data input.
	RX	1	Ι	ST	Asynchronous serial receive data input (EUSART module).
	DT	0	0	DIG	Synchronous serial data output (EUSART module); takes priority over port data.
		1	Ι	ST	Synchronous serial data input (EUSART module). User must configure as an input.

TABLE 9-5: PORTC I/O SUMMARY

Legend: DIG = Digital level output; TTL = TTL input buffer; ST = Schmitt Trigger input buffer; ANA = Analog level input/output; $I^2C/SMB = I^2C/SMB$ us input buffer; x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

Note 1: Default assignment for CCP2 when the CCP2MX Configuration bit is set. Alternate assignment is RB3.

2: Enhanced PWM output is available only on PIC18F4525/4620 devices.

12.0 TIMER1 MODULE

The Timer1 timer/counter module incorporates these features:

- Software selectable operation as a 16-bit timer or counter
- Readable and writable 8-bit registers (TMR1H and TMR1L)
- Selectable clock source (internal or external) with device clock or Timer1 oscillator internal options
- Interrupt-on-overflow
- Reset on CCP Special Event Trigger
- Device clock status flag (T1RUN)

A simplified block diagram of the Timer1 module is shown in Figure 12-1. A block diagram of the module's operation in Read/Write mode is shown in Figure 12-2.

The module incorporates its own low-power oscillator to provide an additional clocking option. The Timer1 oscillator can also be used as a low-power clock source for the microcontroller in power-managed operation.

Timer1 can also be used to provide Real-Time Clock (RTC) functionality to applications with only a minimal addition of external components and code overhead.

Timer1 is controlled through the T1CON Control register (Register 12-1). It also contains the Timer1 Oscillator Enable bit (T1OSCEN). Timer1 can be enabled or disabled by setting or clearing control bit, TMR1ON (T1CON<0>).

R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
RD16	T1RUN	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N
bit 7							bit 0

REGISTER 12-1: T1CON: TIMER1 CONTROL REGISTER

Legend:				
R = Readabl	le bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at	t POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
bit 7	RD16: 16-	Bit Read/Write Mode Enab	le bit	
		-	ner1 in one 16-bit operation ner1 in two 8-bit operations	
bit 6	T1RUN: Ti	mer1 System Clock Status	bit	
		e clock is derived from Time e clock is derived from ano		
bit 5-4	11 = 1:8 P 10 = 1:4 P 01 = 1:2 P	T1CKPS0: Timer1 Input C rescale value rescale value rescale value rescale value rescale value	lock Prescale Select bits	
bit 3	1 = Timer1 0 = Timer1	: Timer1 Oscillator Enable oscillator is enabled oscillator is shut off tor inverter and feedback r	bit esistor are turned off to elimina	ate power drain.
bit 2	T1SYNC: When TMF	•	t Synchronization Select bit	
	1 = Do not	synchronize external clock	< input	
	<u>When TMF</u> This bit is i		iternal clock when TMR1CS =	0.
bit 1	1 = Extern	Timer1 Clock Source Sele al clock from pin RC0/T1C al clock (Fosc/4)	ct bit DSO/T13CKI (on the rising edg	e)
bit 0	TMR1ON: 1 = Enable 0 = Stops			

REGISTER 17-2: SSPCON1: MSSP CONTROL REGISTER 1 (SPI MODE)


R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
WCOL	SSPOV ⁽¹⁾	SSPEN ⁽²⁾	СКР	SSPM3 ⁽³⁾	SSPM2 ⁽³⁾	SSPM1 ⁽³⁾	SSPM0 ⁽³⁾
bit 7							bit 0

Legend:								
R = Read	able bit W	/ = Writable bit	U = Unimplemented bit	, read as '0'				
-n = Value	at POR '1	' = Bit is set	'0' = Bit is cleared	x = Bit is unknown				
bit 7	WCOL: Write Co	ollision Detect bit						
	software)		while it is still transmitting the	previous word (must be cleared ir				
	0 = No collision							
bit 6	SSPOV: Receive SPI Slave mode	e Overflow Indicator I	pit ⁽¹⁾					
	1 = A new byte flow, the da	is received while the S ta in SSPSR is lost. ven if only transmittin	Overflow can only occur in Sla	the previous data. In case of over ave mode. The user must read the w (must be cleared in software).				
bit 5	SSPEN: Master Synchronous Serial Port Enable bit ⁽²⁾							
			s SCK, SDO, SDI and \overline{SS} as s as these pins as I/O port pins	erial port pins				
bit 4	CKP: Clock Pola	arity Select bit						
		clock is a high level clock is a low level						
bit 3-0	SSPM3:SSPM0	: Master Synchronou	s Serial Port Mode Select bits	3)				
	0100 = SPI Slav 0011 = SPI Mas		•	SS can be used as I/O pin				
	0001 = SPI Mas	ster mode, clock = Fo ster mode, clock = Fo ster mode, clock = Fo	sc/16					
Note 1:	In Master mode, the writing to the SSPBI		et since each new reception (ar	nd transmission) is initiated by				

- 2: When enabled, these pins must be properly configured as input or output.
- 3: Bit combinations not specifically listed here are either reserved or implemented in I²C[™] mode only.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
WCOL	SSPOV	SSPEN ⁽¹⁾	CKP	SSPM3	SSPM2	SSPM1	SSPM0			
bit 7							bit			
Lonondi										
Legend:			.,							
R = Readabl		W = Writable k	Dit	-	nented bit, read					
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown			
bit 7	WCOL: Write	e Collision Detec	t bit							
	In Master Tra									
		to the SSPBUF				nditions were i	not valid for			
		sion to be starte	d (must be cl	eared in softwa	re)					
	0 = No collis									
	In Slave Tran	PBUF register is	written while	it is still transm	itting the previo	ous word (mus	t he cleared i			
	software				intering the provide					
	0 = No collis	ion								
		ode (Master or S	<u>Slave modes)</u>	<u>:</u>						
	This is a "dor	n't care" bit.								
bit 6		eive Overflow Ir	dicator bit							
	In Receive mode:									
	 1 = A byte is received while the SSPBUF register is still holding the previous byte (must be cleared i software) 									
	0 = No overf	/								
	In Transmit n	node:								
		n't care" bit in Tra	ansmit mode.							
bit 5	SSPEN: Mas	ster Synchronous	s Serial Port E	Enable bit ⁽¹⁾						
		the serial port ar			CL pins as the	serial port pins	i			
	0 = Disables	serial port and c	onfigures the	se pins as I/O p	oort pins					
bit 4	CKP: SCK R	elease Control b	oit							
	In Slave mod									
	1 = Releases				ture time e					
		= Holds clock low (clock stretch), used to ensure data setup time Master mode:								
	Unused in th									
					(0)					
bit 3-0	SSPM3:SSPM0: Master Synchronous Serial Port Mode Select bits ⁽²⁾ 1111 = I^2C Slave mode, 10-bit address with Start and Stop bit interrupts enabled									
bit 3-0						enabled				
bit 3-0	$1111 = I^2 C S$ $1110 = I^2 C S$	Slave mode, 10-b Slave mode, 7-bi	oit address wi t address with	th Start and Ston Start and Stop	p bit interrupts bit interrupts e					
bit 3-0	$1111 = I^2CS$ $1110 = I^2CS$ $1011 = I^2CF$	Slave mode, 10-b Slave mode, 7-bi Firmware Contro	oit address wi t address with lled Master m	th Start and Sto Start and Stop ode (Slave Idle)	p bit interrupts bit interrupts e)					
bit 3-0	$1111 = I^{2}C S$ $1110 = I^{2}C S$ $1011 = I^{2}C F$ $1000 = I^{2}C N$	Blave mode, 10-b Blave mode, 7-bi Firmware Contro Master mode, clo	bit address wi t address with lled Master m lock = FOSC/(4	th Start and Sto Start and Stop ode (Slave Idle)	p bit interrupts bit interrupts e)					
bit 3-0	$1111 = I^{2}C S$ $1110 = I^{2}C S$ $1011 = I^{2}C F$ $1000 = I^{2}C N$ $0111 = I^{2}C S$	Slave mode, 10-b Slave mode, 7-bi Firmware Contro	bit address wi t address with lled Master m lock = Fosc/(4 bit address	th Start and Sto Start and Stop ode (Slave Idle)	p bit interrupts bit interrupts e)					

REGISTER 17-4: SSPCON1: MSSP CONTROL REGISTER 1 (I²C[™] MODE)



17.4.9 I²C MASTER MODE REPEATED START CONDITION TIMING

A Repeated Start condition occurs when the RSEN bit (SSPCON2<1>) is programmed high and the I²C logic module is in the Idle state. When the RSEN bit is set, the SCL pin is asserted low. When the SCL pin is sampled low, the Baud Rate Generator is loaded with the contents of SSPADD<5:0> and begins counting. The SDA pin is released (brought high) for one Baud Rate Generator count (TBRG). When the Baud Rate Generator times out, if SDA is sampled high, the SCL pin will be deasserted (brought high). When SCL is sampled high, the Baud Rate Generator is reloaded with the contents of SSPADD<6:0> and begins counting. SDA and SCL must be sampled high for one TBRG. This action is then followed by assertion of the SDA pin (SDA = 0) for one TBRG while SCL is high. Following this, the RSEN bit (SSPCON2<1>) will be automatically cleared and the Baud Rate Generator will not be reloaded, leaving the SDA pin held low. As soon as a Start condition is detected on the SDA and SCL pins, the S bit (SSPSTAT<3>) will be set. The SSPIF bit will not be set until the Baud Rate Generator has timed out.

- Note 1: If RSEN is programmed while any other event is in progress, it will not take effect.
 - **2:** A bus collision during the Repeated Start condition occurs if:
 - SDA is sampled low when SCL goes from low-to-high.
 - SCL goes low before SDA is asserted low. This may indicate that another master is attempting to transmit a data '1'.


Immediately following the SSPIF bit getting set, the user may write the SSPBUF with the 7-bit address in 7-bit mode, or the default first address in 10-bit mode. After the first eight bits are transmitted and an ACK is received, the user may then transmit an additional eight bits of address (10-bit mode) or eight bits of data (7-bit mode).

17.4.9.1 WCOL Status Flag

If the user writes the SSPBUF when a Repeated Start sequence is in progress, the WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

Note: Because queueing of events is not allowed, writing of the lower 5 bits of SSPCON2 is disabled until the Repeated Start condition is complete.

FIGURE 17-20: REPEAT START CONDITION WAVEFORM



R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-1	R/W-0
CSRC	TX9	TXEN ⁽¹⁾	SYNC	SENDB	BRGH	TRMT	TX9D
bit 7		·	·				bit
Legend:							
R = Readal	ole bit	W = Writable	bit	U = Unimplem	nented bit, rea	ıd as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 7		k Source Select	bit				
	Asynchrono Don't care.	<u>us mode:</u>					
		<u>s mode:</u> node (clock gen ode (clock from					
bit 6	TX9: 9-Bit T	ransmit Enable I	oit				
	1 = Selects	9-bit transmissio	n				
		8-bit transmissio					
oit 5		smit Enable bit ⁽¹)				
	1 = Transm 0 = Transm						
oit 4		ART Mode Sele	et hit				
511 4	1 = Synchro						
	0 = Asynchr						
bit 3	SENDB: Se	nd Break Chara	cter bit				
	Asynchrono						
				n (cleared by ha	rdware upon o	completion)	
	0 = Sync Bro Synchronou	eak transmissior	i completed				
	Don't care.	s moue.					
bit 2	BRGH: High	Baud Rate Sel	ect bit				
	Asynchrono	<u>us mode:</u>					
	1 = High spectrum						
	0 = Low spe						
	<u>Synchronou</u> Unused in th						
oit 1		smit Shift Regist	er Status bit				
	1 = TSR em 0 = TSR full	•					
bit 0		it of Transmit Da	ata				

BNC	Branch if	Not Carry		BNN		Branch if	Not Negativ	/e
Syntax:	BNC n			Syntax	K:	BNN n		
Operands:	-128 ≤ n ≤ 1	27		Opera	nds:	-128 ≤ n ≤ ′	27	
Operation:	if Carry bit i (PC) + 2 + 2	,		Opera	tion:	if Negative (PC) + 2 + 2	,	
Status Affected:	None			Status	Affected:	None		
Encoding:	1110	0011 nn:	nn nnnn	Encod	ling:	1110	0111 nn:	nn nnnn
Description:	will branch. The 2's con added to the incrementer instruction,	nplement num e PC. Since th d to fetch the the new addre n. This instruc	ber '2n' is e PC will have next ess will be	Descri	ption:	program wi The 2's con added to the incremente instruction,	nplement num e PC. Since th d to fetch the the new addre n. This instruc	ber '2n' is e PC will have next ess will be
Words:	1			Words	:	1		
Cycles:	1(2)			Cycles	3:	1(2)		
Q Cycle Activity: If Jump:				Q Cyo If Jun	cle Activity: np:			
Q1	Q2	Q3	Q4	_	Q1	Q2	Q3	Q4
Decode	Read literal 'n'	Process Data	Write to PC		Decode	Read literal 'n'	Process Data	Write to PC
No	No	No	No		No	No	No	No
operation	operation	operation	operation	Ľ	operation	operation	operation	operation
If No Jump:	Q2	00	04	If No	Jump:	00	00	04
Q1 Decode	Read literal	Q3 Process	Q4 No	Г	Q1 Decode	Q2 Read literal	Q3 Process	Q4 No
	'n'	Data	operation	L		ʻn'	Data	operation
Example:	HERE	BNC Jump		Examp	ole:	HERE	BNN Jump	
Before Instruct PC After Instructi If Carry PC	= ad on = 0;	dress (HERE		_	efore Instruc PC ofter Instruction If Negation PC	= ad on ve = 0;	dress (HERE	
PC If Carry PC	= 1;	dress (Jump dress (HERE			PC If Negati PC	ve = 1;	dress (Jump dress (HERE	


BTG	Bit Toggle f	BOV	Branch if Overflow
Syntax:	BTG f, b {,a}	Syntax:	BOV n
Operands:	$0 \le f \le 255$	Operands:	$-128 \le n \le 127$
	0 ≤ b < 7 a ∈ [0,1]	Operation:	if Overflow bit is '1', (PC) + 2 + 2n \rightarrow PC
Operation:	$(f < b >) \rightarrow f < b >$	Status Affected:	None
Status Affected:	None	Encoding:	1110 0100 nnnn nnnn
Encoding: Description:	0111bbbaffffffffBit 'b' in data memory location 'f' is inverted.If 'a' is '0', the Access Bank is selected.If 'a' is '0', the BSR is used to select the GPR bank.GPR bank.If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 24.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.	Description: Words: Cycles: Q Cycle Activity: If Jump:	 If the Overflow bit is '1', then the program will branch. The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a two-cycle instruction. 1 1(2)
Words:	1	Q1	Q2 Q3 Q4
Cycles: Q Cycle Activity:	1	Decode	Read literal 'n' Process Write to PC
Q Cycle Activity. Q1	Q2 Q3 Q4	No	No No No
Decode	Read Process Write register 'f' Data register 'f'	operation If No Jump: Q1	operation operation operation Q2 Q3 Q4
Example:	BTG PORTC, 4, 0	Decode	Read literal Process No 'n' Data operation
Before Instruc PORTC After Instructic PORTC	= 0111 0101 [75h] on:	Example: Before Instruct PC After Instructio If Overflo PC If Overflo PC	HERE BOV Jump ction = address (HERE) on bw = 1; = address (Jump)

ΒZ		Branch if	Zero		
Synt	ax:	BZ n			
Ope	rands:	-128 ≤ n ≤ ′	127		
Ope	ration:	if Zero bit is (PC) + 2 + 2	,		
Statu	us Affected:	None			
Enco	oding:	1110	0000	nnnn	nnnn
Desc	cription:	If the Zero I will branch. The 2's con added to th have increr instruction, PC + 2 + 2r two-cycle ir	nplement r e PC. Sind nented to t the new a n. This inst	number ce the P fetch the ddress v	2n' is C will e next vill be
Wor	ds:	1			
Cycl	es:	1(2)			
	Cycle Activity: ump:				
	Q1	Q2	Q3		Q4
	Decode	Read literal 'n'	Proces Data	s Wi	rite to PC
	No	No	No		No
	operation	operation	operatio	on o	peration
lf N	o Jump:				
	Q1	Q2	Q3		Q4
	Decode	Read literal	Proces	-	No
		'n'	Data	0	peration
<u>Exar</u>	<u>mple:</u>	HERE	BZ J	ump	
	Before Instruct PC After Instruction If Zero	= ad	dress (HI	SRE)	

Constance					
Syntax:	CALL k {,s				
Operands:	0 ≤ k ≤ 1048 s ∈ [0,1]	8575			
Operation:	$(PC) + 4 \rightarrow$				
	$k \rightarrow PC < 20$ if s = 1,):1>;			
	$(W) \rightarrow WS,$				
	(STATUS) -		JSS,		
	$(BSR) \rightarrow B$	SRS			
Status Affected:	None				
Encoding: 1st word (k<7:0>)	1110	110s	k ₇ kk	·k ·	kkkk _r
2nd word(k<19:8>)		k ₁₉ kkk	kkkl		kkkkg
Words:	STATUSS a update occu 20-bit value CALL is a t 2	urs (defa e 'k' is loa	ult). Th ded int	nen, tl to PC	ne <20:1:
Cycles:	2				
Q Cycle Activity:					
Q Cycle Activity:	Q2	Q3	3	(Q 4
	Read literal	PUSHF	PC to	Read	litera
Q1		1	PC to	Read 'k'<	d litera 19:8>,
Q1	Read literal	PUSHF	PC to k	Read 'k'<' Write	d litera 19:8>,
Q1 Decode	Read literal 'k'<7:0>,	PUSH F stac	PC to k	Read 'k'<' Write	l litera 19:8>, to PC
Q1 Decode No	Read literal 'k'<7:0>, No	PUSH F stac	PC to k	Read 'k'<' Write I ope	d litera 19:8>, e to PC No ration
Q1 Decode No operation Example: Before Instruct	Read literal 'k'<7:0>, No operation HERE tion	PUSH F stac No opera	PC to k tion	Read 'k'<' Write I ope	d litera 19:8>, e to PC No ration
Q1 Decode No operation Example:	Read literal 'k'<7:0>, No operation HERE tion = address	PUSH F stac No opera	PC to k tion	Read 'k'<' Write I ope	d litera 19:8>, e to PC No ration

CLRF	Clear f			CLRWDT	Clear Wat	tchdog Tim	er
Syntax:	CLRF f{,;	a}		Syntax:	CLRWDT		
Operands:	$0 \leq f \leq 255$			Operands:	None		
	a ∈ [0,1]			Operation:	$000h \rightarrow Wl$	DT,	
Operation:	$\begin{array}{l} 000h \rightarrow f, \\ 1 \rightarrow Z \end{array}$				$\begin{array}{l} 000h \rightarrow Wl \\ 1 \rightarrow \overline{TO}, \\ 1 \rightarrow \overline{PD} \end{array}$	DT postscaler,	
Status Affected:	Z			Status Affected:	TO, PD		
Encoding:	0110	101a ff	ff ffff				0.0 0.1 0.0
Description:		contents of the	e specified	Encoding:	0000	0000 00	
	lf 'a' is '1', t GPR bank.	he BSR is use	nk is selected. ed to select the	Description:	Watchdog	istruction rese Fimer. It also r of the WDT. S e set.	esets the
			ed instruction	Words:	1		
		Literal Offset	ction operates Addressing	Cycles:	1		
		never f ≤ 95 (5	U	Q Cycle Activity:			
		.2.3 "Byte-Or	riented and Is in Indexed	Q1	Q2	Q3	Q4
		set Mode" for		Decode	No	Process	No
Words:	1				operation	Data	operation
Cycles:	1			Example:	CLRWDT		
Q Cycle Activity:				Before Instru			
Q1	Q2	Q3	Q4	WDT C		?	
Decode	Read register 'f'	Process Data	Write register 'f'	After Instruc WDT C WDT F		00h 0	
Example:	CLRF	FLAG_REG,	1	TO PD	=	1 1	
Before Instruc FLAG_R After Instructio FLAG_R	EG = 5A on						

FIGURE 26-10: TIMER0 AND TIMER1 EXTERNAL CLOCK TIMINGS



Param No.	Symbol		Characteristi	с	Min	Max	Units	Conditions
40	Tt0H	T0CKI High	Pulse Width	No prescaler	0.5 Tcy + 20	—	ns	
				With prescaler	10		ns	
41	Tt0L	T0CKI Low	Pulse Width	No prescaler	0.5 Tcy + 20	_	ns	
				With prescaler	10		ns	
42	Tt0P	T0CKI Peri	od	No prescaler	Tcy + 10		ns	
				With prescaler	Greater of: 20 ns or (TcY + 40)/N	_	ns	N = prescale value (1, 2, 4,, 256)
45	Tt1H	T13CKI	Synchronous, no	prescaler	0.5 Tcy + 20	_	ns	
		High Time	Synchronous,	PIC18FXXXX	10	_	ns	
			with prescaler	PIC18LFXXXX	25	_	ns	VDD = 2.0V
			Asynchronous	PIC18FXXXX	30	_	ns	
				PIC18LFXXXX	50	—	ns	VDD = 2.0V
46	Tt1L	T13CKI	Synchronous, no	prescaler	0.5 Tcy + 5	_	ns	
		Low Time	Synchronous,	PIC18FXXXX	10	_	ns	
			with prescaler	PIC18LFXXXX	25	—	ns	VDD = 2.0V
			Asynchronous	PIC18FXXXX	30	_	ns	
				PIC18LFXXXX	50	_	ns	VDD = 2.0V
47	Tt1P	T13CKI Input Period	Synchronous		Greater of: 20 ns or (TcY + 40)/N	—	ns	N = prescale value (1, 2, 4, 8)
			Asynchronous		60		ns	
	Ft1	T13CKI Os	cillator Input Freq	uency Range	DC	50	kHz	
48	Tcke2tmrl	Delay from Timer Incre	External T13CKI ment	Clock Edge to	2 Tosc	7 Tosc	—	

TABLE 26-11:	TIMER0 AND TIMER1 EXTERNAL CLOCK REQUIREMENTS
---------------------	-----------------------------------------------





FIGURE 27-2: TYPICAL IPD vs. VDD ACROSS TEMPERATURE (SLEEP MODE)









FIGURE 27-17: TYPICAL AND MAXIMUM SEC_RUN CURRENT vs. Vdd ACROSS TEMPERATURE (T10SC IN LOW-POWER MODE)

FIGURE 27-18: TYPICAL AND MAXIMUM SEC_IDLE CURRENT vs. Vdd ACROSS TEMPERATURE (T1OSC IN LOW-POWER MODE)



RA3/AN3/VREF+	
RA4/T0CKI/C1OUT	
RA5/AN4/SS/HI VDIN	I/C2OUT
	2
RB3/AN9/CCP2	
RB4/KBI0/AN11	
	-
RC0/T1OSO/T13CKI	
RC1/T1OSI/CCP2	
RC2/CCP1	
RC4/SDI/SDA	
RC5/SDO	
RC6/TX/CK	
	20
RD1/PSP1	20
RD2/PSP2	
RD3/PSP3	
	-
	20
	20
RD7/PSP7/P1D	
RE0/RD/AN5	
Vdd	
	45.04
VSS	
Pinout I/O Descriptions	
Pinout I/O Descriptions PIC18F2525/2620	
Pinout I/O Descriptions PIC18F2525/2620 PIC18F4525/4620	
Pinout I/O Descriptions PIC18F2525/2620 PIC18F4525/4620 PIR Registers	
Pinout I/O Descriptions PIC18F2525/2620 PIC18F4525/4620 PIR Registers	
Pinout I/O Descriptions PIC18F2525/2620 PIC18F4525/4620 PIR Registers PLL Frequency Multiplier	
Pinout I/O Descriptions PIC18F2525/2620 PIC18F4525/4620 PIR Registers PLL Frequency Multiplier HSPLL Oscillator Mod	
Pinout I/O Descriptions PIC18F2525/2620 PIC18F4525/4620 PIR Registers PLL Frequency Multiplier HSPLL Oscillator Mod Use with INTOSC	
Pinout I/O Descriptions PIC18F2525/2620 PIC18F4525/4620 PIR Registers PLL Frequency Multiplier HSPLL Oscillator Moo Use with INTOSC POP	
Pinout I/O Descriptions PIC18F2525/2620 PIC18F4525/4620 PIR Registers PLL Frequency Multiplier HSPLL Oscillator Mod Use with INTOSC POP POR. See Power-on Rese	
Pinout I/O Descriptions PIC18F2525/2620 PIC18F4525/4620 PIR Registers PLL Frequency Multiplier HSPLL Oscillator Moo Use with INTOSC POP	
Pinout I/O Descriptions PIC18F2525/2620 PIC18F4525/4620 PIR Registers PLL Frequency Multiplier HSPLL Oscillator Mod Use with INTOSC POP POR. See Power-on Rese PORTA	12 16 16 114 25 25 25 25 25 296
Pinout I/O Descriptions PIC18F2525/2620 PIC18F4525/4620 PIR Registers PLL Frequency Multiplier HSPLL Oscillator Mod Use with INTOSC POP POR. See Power-on Rese PORTA Associated Registers	12 16 16 114 25 16 25 25 25 296 t. 93
Pinout I/O Descriptions PIC18F2525/2620 PIC18F4525/4620 PIR Registers PLL Frequency Multiplier HSPLL Oscillator Mod Use with INTOSC POP POR. See Power-on Rese PORTA Associated Registers LATA Register	
Pinout I/O Descriptions PIC18F2525/2620 PIC18F4525/4620 PIR Registers PLL Frequency Multiplier HSPLL Oscillator Mod Use with INTOSC POP POR. See Power-on Rese PORTA Associated Registers LATA Register PORTA Register	
Pinout I/O Descriptions PIC18F2525/2620 PIC18F4525/4620 PIR Registers PLL Frequency Multiplier HSPLL Oscillator Mod Use with INTOSC POP POR. See Power-on Rese PORTA Associated Registers LATA Register PORTA Register	
Pinout I/O Descriptions PIC18F2525/2620 PIC18F4525/4620 PIR Registers PLL Frequency Multiplier HSPLL Oscillator Mod Use with INTOSC POP POR. See Power-on Rese PORTA Associated Registers LATA Register PORTA Register	
Pinout I/O Descriptions PIC18F2525/2620 PIC18F4525/4620 PIR Registers PLL Frequency Multiplier HSPLL Oscillator Mod Use with INTOSC POP POR. See Power-on Rese PORTA Associated Registers LATA Register PORTA Register TRISA Register PORTB	
Pinout I/O Descriptions PIC18F2525/2620 PIC18F4525/4620 PIR Registers PLL Frequency Multiplier HSPLL Oscillator Mod Use with INTOSC POP POR POR. See Power-on Rese PORTA Associated Registers LATA Register PORTA Register TRISA Register PORTB Associated Registers	
Pinout I/O Descriptions PIC18F2525/2620 PIC18F4525/4620 PIR Registers PLL Frequency Multiplier HSPLL Oscillator Mod Use with INTOSC POP POR. See Power-on Rese PORTA Associated Registers LATA Register PORTA Register TRISA Register PORTB Associated Registers LATB Register	
Pinout I/O Descriptions PIC18F2525/2620 PIC18F4525/4620 PIR Registers PLL Frequency Multiplier HSPLL Oscillator Mod Use with INTOSC POP POR. See Power-on Rese PORTA Associated Registers LATA Register PORTA Register PORTB Associated Registers LATB Register PORTB Register	
Pinout I/O Descriptions PIC18F2525/2620 PIC18F4525/4620 PIR Registers PLL Frequency Multiplier HSPLL Oscillator Mod Use with INTOSC POP POR. See Power-on Rese PORTA Associated Registers LATA Register PORTA Register TRISA Register PORTB Associated Registers LATB Register PORTB Register PORTB Register PORTB Register	
Pinout I/O Descriptions PIC18F2525/2620 PIC18F4525/4620 PIR Registers PLL Frequency Multiplier HSPLL Oscillator Mod Use with INTOSC POP POR. See Power-on Rese PORTA Associated Registers LATA Register PORTA Register TRISA Register PORTB Associated Registers LATB Register PORTB Register PORTB Register PORTB Register	
Pinout I/O Descriptions PIC18F2525/2620 PIC18F4525/4620 PIR Registers PLL Frequency Multiplier HSPLL Oscillator Mod Use with INTOSC POP POR. See Power-on Rese PORTA Associated Registers LATA Register PORTA Register PORTB Associated Registers LATB Register PORTB Register PORTB Register RB7:RB4 Interrupt-on (RBIF Bit)	
Pinout I/O Descriptions PIC18F2525/2620 PIC18F4525/4620 PIR Registers PLL Frequency Multiplier HSPLL Oscillator Mod Use with INTOSC POP POR. See Power-on Rese PORTA Associated Registers LATA Register PORTA Register PORTB Associated Registers LATB Register PORTB Register PORTB Register RB7:RB4 Interrupt-on (RBIF Bit)	
Pinout I/O Descriptions PIC18F2525/2620 PIC18F4525/4620 PIR Registers PLL Frequency Multiplier HSPLL Oscillator Mod Use with INTOSC POP POR. See Power-on Rese PORTA Associated Registers LATA Register PORTA Register PORTB Associated Register PORTB Associated Register PORTB Register RB7:RB4 Interrupt-on (RBIF Bit) TRISB Register PORTC	12 16 114 25 16 25 25 296 t. 93 91 91 91 91 91 91 91 91 94 -Change Flag 94
Pinout I/O Descriptions PIC18F2525/2620 PIC18F4525/4620 PIR Registers PLL Frequency Multiplier HSPLL Oscillator Mod Use with INTOSC POP POR. See Power-on Rese PORTA Associated Registers LATA Register PORTA Register PORTB Associated Registers LATB Register PORTB Register RB7:RB4 Interrupt-on (RBIF Bit) TRISB Register PORTC Associated Registers	
Pinout I/O Descriptions PIC18F2525/2620 PIC18F4525/4620 PIR Registers PLL Frequency Multiplier HSPLL Oscillator Mod Use with INTOSC POP POR. See Power-on Rese PORTA Associated Registers LATA Register PORTA Register PORTB Associated Register PORTB Register PORTB Register RB7:RB4 Interrupt-on (RBIF Bit) TRISB Register PORTC Associated Registers LATC Register	12 16 114 25 26 25 25 25 296 t. 93 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 92 93 94 94 95 97
Pinout I/O Descriptions PIC18F2525/2620 PIC18F4525/4620 PIR Registers PLL Frequency Multiplier HSPLL Oscillator Mod Use with INTOSC POP POR. See Power-on Rese PORTA Associated Registers LATA Register PORTA Register PORTA Register PORTB Associated Registers LATB Register PORTB Register RB7:RB4 Interrupt-on (RBIF Bit) TRISB Register PORTC Associated Registers LATC Register	12 16 114 25 16 25 25 296 1 93 91 91 91 91 91 91 91 91 91 94 -Change Flag 94 94 94 94 94
Pinout I/O Descriptions PIC18F2525/2620 PIC18F4525/4620 PIR Registers PLL Frequency Multiplier HSPLL Oscillator Mod Use with INTOSC POP POR. See Power-on Rese PORTA Associated Registers LATA Register PORTA Register PORTA Register PORTB Associated Registers LATB Register PORTB Register RB7:RB4 Interrupt-on (RBIF Bit) TRISB Register PORTC Associated Registers LATC Register	12 16 114 25 26 25 25 25 296 t. 93 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 92 93 94 94 95 97
Pinout I/O Descriptions PIC18F2525/2620 PIC18F4525/4620 PIR Registers PLL Frequency Multiplier HSPLL Oscillator Mod Use with INTOSC POP POR. See Power-on Rese PORTA Associated Registers LATA Register PORTA Register PORTB Associated Registers LATB Register PORTB Associated Registers LATB Register RB7:RB4 Interrupt-on (RBIF Bit) TRISB Register PORTC Associated Registers LATC Register PORTC Register	12 16 114 25 26 25 296 25 296 296 296 296 296 296 296 296
Pinout I/O Descriptions PIC18F2525/2620 PIC18F4525/4620 PIR Registers PLL Frequency Multiplier HSPLL Oscillator Mod Use with INTOSC POP POR . See Power-on Rese PORTA Associated Registers LATA Register PORTA Register PORTB Associated Registers LATB Register PORTB Register PORTB Register RB7:RB4 Interrupt-on (RBIF Bit) TRISB Register PORTC Associated Registers LATC Register PORTC Register PORTC Register	12 16 114 25 16 25 25 296 1 93 91 91 91 91 91 91 91 91 91 94 -Change Flag 94 94 94 94 94
Pinout I/O Descriptions PIC18F2525/2620 PIC18F4525/4620 PIR Registers PLL Frequency Multiplier HSPLL Oscillator Mod Use with INTOSC POP POR . See Power-on Rese PORTA Associated Registers LATA Register PORTA Register PORTB Associated Registers LATB Register PORTB Register RB7:RB4 Interrupt-on (RBIF Bit) TRISB Register PORTC Associated Registers LATC Register PORTC Register PORTC Register RC3/SCK/SCL Pin TRISC Register PORTD	12 16 114 25 25 25 25 296
Pinout I/O Descriptions PIC18F2525/2620 PIC18F4525/4620 PIR Registers PLL Frequency Multiplier HSPLL Oscillator Mod Use with INTOSC POP POR. See Power-on Rese PORTA Associated Registers LATA Register PORTA Register PORTB Associated Registers LATB Register PORTB Associated Registers LATB Register RB7:RB4 Interrupt-on (RBIF Bit) TRISB Register PORTC Associated Registers LATC Register PORTC RC3/SCK/SCL Pin TRISC Register PORTD Associated Registers	12 16 114 25 26 25 296 25 296 25 296 296 1 93 91 91 91 91 91 91 91 91 91 91
Pinout I/O Descriptions PIC18F2525/2620 PIC18F4525/4620 PIR Registers PLL Frequency Multiplier HSPLL Oscillator Mod Use with INTOSC POP POR POR PORTA Associated Registers LATA Register PORTA Register PORTB Associated Registers LATB Register PORTB Register RB7:RB4 Interrupt-on (RBIF Bit) PORTC Associated Registers LATC Register PORTC Associated Registers LATC Register PORTC Register	12 16 114 25 25 25 25 296 114 93 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 92 94 -Change Flag 94 97 97 97 97 97 97 97 97 97 97 97 97 97 97 </td
Pinout I/O Descriptions PIC18F2525/2620 PIC18F4525/4620 PIR Registers PLL Frequency Multiplier HSPLL Oscillator Mod Use with INTOSC POP POR POR PORTA Associated Registers LATA Register PORTA Register PORTB Associated Registers LATB Register PORTB Register RB7:RB4 Interrupt-on (RBIF Bit) PORTC Associated Registers LATC Register PORTC Associated Registers LATC Register PORTC Register	12 16 114 25 26 25 296 25 296 25 296 296 1 93 91 91 91 91 91 91 91 91 91 91
Pinout I/O Descriptions PIC18F2525/2620 PIC18F4525/4620 PIR Registers PLL Frequency Multiplier HSPLL Oscillator Mod Use with INTOSC POP POR. See Power-on Rese PORTA Associated Registers LATA Register PORTA Register PORTB Associated Registers LATB Register PORTB Register RB7:RB4 Interrupt-on (RBIF Bit) PORTC Associated Registers LATC Register PORTC Associated Registers LATC Register PORTC Associated Registers LATC Register PORTC Register PORTC Register PORTC Register PORTC Register PORTC Register PORTC Register PORTC Register PORTC Register PORTD Associated Registers LATD Register Parallel Slave Port (P	12 16 114 25 25 25 25 296 114 93 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 92 94 -Change Flag 94 97 97 97 97 97 97 97 97 97 97 97 97 97 97 </td

DODTE
PORTE
Associated Registers 105
LATE Register
PORTE Register
PSP Mode Select (PSPMODE Bit) 100
TRISE Register 103
Power-Managed Modes
and A/D Operation
and EUSART Operation
and PWM Operation159
and SPI Operation
•
Clock Sources
Clock Transitions and Status Indicators
Effects on Clock Sources 31
Entering
Exiting Idle and Sleep Modes
By Interrupt
By Reset
By WDT Time-out
Without an Oscillator Start-up Delay
Idle Modes
PRI_IDLE
RC_IDLE
SEC_IDLE
Multiple Sleep Commands
Run Modes
PRI_RUN
—
RC_RUN
SEC_RUN
Selecting
Sleep Mode
Summary (table)
Power-on Reset (POR) 43
Power-up Timer (PWRT) 45
Time-out Sequence 45
Time-out Sequence
Time-out Sequence45Power-up Delays31Power-up Timer (PWRT)31
Time-out Sequence
Time-out Sequence45Power-up Delays31Power-up Timer (PWRT)31
Time-out Sequence
Time-out Sequence45Power-up Delays31Power-up Timer (PWRT)31Prescaler150Prescaler, Timer2150Prescaler, Timer0125
Time-out Sequence45Power-up Delays31Power-up Timer (PWRT)31Prescaler150Timer2150Prescaler, Timer0125Prescaler, Timer2145
Time-out Sequence 45 Power-up Delays 31 Power-up Timer (PWRT) 31 Prescaler 150 Prescaler, Timer2 150 Prescaler, Timer0 125 Prescaler, Timer2 145 PRI_IDLE Mode 38
Time-out Sequence 45 Power-up Delays 31 Power-up Timer (PWRT) 31 Prescaler 150 Prescaler, Timer2 150 Prescaler, Timer0 125 Prescaler, Timer2 145 PRI_IDLE Mode 38 PRI_RUN Mode 34
Time-out Sequence45Power-up Delays31Power-up Timer (PWRT)31Prescaler150Trescaler, Timer2125Prescaler, Timer2145PRI_IDLE Mode38PRI_RUN Mode34Program Counter54
Time-out Sequence45Power-up Delays31Power-up Timer (PWRT)31Prescaler150Trescaler, Timer2125Prescaler, Timer2145PRI_IDLE Mode38PRI_RUN Mode34Program Counter54PCL, PCH and PCU Registers54
Time-out Sequence45Power-up Delays31Power-up Timer (PWRT)31Prescaler150Trescaler, Timer2125Prescaler, Timer2145PRI_IDLE Mode38PRI_RUN Mode34Program Counter54
Time-out Sequence45Power-up Delays31Power-up Timer (PWRT)31Prescaler150Trescaler, Timer2125Prescaler, Timer2145PRI_IDLE Mode38PRI_RUN Mode34Program Counter54PCL, PCH and PCU Registers54
Time-out Sequence45Power-up Delays31Power-up Timer (PWRT)31Prescaler150Trescaler, Timer2125Prescaler, Timer2145PRI_IDLE Mode38PRI_RUN Mode34Program Counter54PCL, PCH and PCU Registers54PCLATH and PCLATU Registers54
Time-out Sequence45Power-up Delays31Power-up Timer (PWRT)31Prescaler150Trescaler, Timer2125Prescaler, Timer2145PRI_IDLE Mode38PRI_RUN Mode34Program Counter54PCL, PCH and PCU Registers54PCLATH and PCLATU Registers54Program Memory71
Time-out Sequence45Power-up Delays31Power-up Timer (PWRT)31Prescaler150Trescaler, Timer2125Prescaler, Timer2145PRI_IDLE Mode38PRI_RUN Mode34Program Counter54PCL, PCH and PCU Registers54PCLATH and PCLATU Registers54Program MemoryAnd Extended Instruction Set71Instructions58
Time-out Sequence45Power-up Delays31Power-up Timer (PWRT)31Prescaler150Trescaler, Timer2150Prescaler, Timer2145PRI_IDLE Mode38PRI_RUN Mode34Program Counter54PCL, PCH and PCU Registers54PCLATH and PCLATU Registers54Program MemoryAnd Extended Instruction Set71Instructions5858
Time-out Sequence45Power-up Delays31Power-up Timer (PWRT)31Prescaler150Trescaler, Timer2125Prescaler, Timer2145PRI_IDLE Mode38PRI_RUN Mode34Program Counter54PCL, PCH and PCU Registers54PCLATH and PCLATU Registers54Program MemoryAnd Extended Instruction Set71Instructions58Two-Word58Interrupt Vector53
Time-out Sequence45Power-up Delays31Power-up Timer (PWRT)31Prescaler150Trescaler, Timer2125Prescaler, Timer2145PRI_IDLE Mode38PRI_RUN Mode34Program Counter54PCL, PCH and PCU Registers54PCLATH and PCLATU Registers54Program MemoryAnd Extended Instruction Set71Instructions58Two-Word58Interrupt Vector53Look-up Tables56
Time-out Sequence45Power-up Delays31Power-up Timer (PWRT)31Prescaler150Trescaler, Timer2125Prescaler, Timer2145PRI_IDLE Mode38PRI_RUN Mode34Program Counter54PCL, PCH and PCU Registers54PCLATH and PCLATU Registers54Program MemoryAnd Extended Instruction Set71Instructions58Two-Word58Interrupt Vector53
Time-out Sequence45Power-up Delays31Power-up Timer (PWRT)31Prescaler150Trescaler, Timer2125Prescaler, Timer2145PRI_IDLE Mode38PRI_RUN Mode34Program Counter54PCL, PCH and PCU Registers54PCLATH and PCLATU Registers54Program MemoryAnd Extended Instruction Set71Instructions58Two-Word58Interrupt Vector53Look-up Tables56
Time-out Sequence45Power-up Delays31Power-up Timer (PWRT)31Prescaler150Trescaler, Timer2125Prescaler, Timer2145PRI_IDLE Mode38PRI_RUN Mode34Program Counter54PCL, PCH and PCU Registers54PCLATH and PCLATU Registers54Program MemoryAnd Extended Instruction Set71Instructions58Two-Word58Interrupt Vector53Look-up Tables56Map and Stack (diagram)53
Time-out Sequence 45 Power-up Delays 31 Power-up Timer (PWRT) 31 Prescaler 150 Trescaler, Timer2 150 Prescaler, Timer2 145 PRI_IDLE Mode 38 PRI_RUN Mode 34 Program Counter 54 PCL, PCH and PCU Registers 54 Program Memory And Extended Instruction Set 71 Instructions 58 Two-Word 58 Interrupt Vector 53 Look-up Tables 56 Map and Stack (diagram) 53 Program Verification 263
Time-out Sequence 45 Power-up Delays 31 Power-up Timer (PWRT) 31 Prescaler 150 Trescaler, Timer2 150 Prescaler, Timer2 145 PRI_IDLE Mode 38 PRI_RUN Mode 34 Program Counter 54 PCL, PCH and PCU Registers 54 PCLATH and PCLATU Registers 54 Program Memory And Extended Instruction Set 71 Instructions 58 Two-Word 58 Interrupt Vector 53 Look-up Tables 56 Map and Stack (diagram) 53 Program Verification 263 Programming, Device Instructions 267
Time-out Sequence45Power-up Delays31Power-up Timer (PWRT)31Prescaler150Timer2150Prescaler, Timer0125Prescaler, Timer2145PRI_IDLE Mode38PRI_RUN Mode34Program Counter54PCL, PCH and PCU Registers54PCLATH and PCLATU Registers54Program Memory71Instructions58Two-Word58Interrupt Vector53Look-up Tables56Map and Stack (diagram)53Program Verification263Programming, Device Instructions267PSP. See Parallel Slave Port.51
Time-out Sequence45Power-up Delays31Power-up Timer (PWRT)31Prescaler150Timer2150Prescaler, Timer0125Prescaler, Timer2145PRI_IDLE Mode38PRI_RUN Mode34Program Counter54PCL, PCH and PCU Registers54PCLATH and PCLATU Registers54Program MemoryAnd Extended Instruction Set71Instructions58Two-Word58Interrupt Vector53Look-up Tables56Map and Stack (diagram)53Program Verification263Programming, Device Instructions267PSP. See Parallel Slave Port.PUM (CCP Module)
Time-out Sequence45Power-up Delays31Power-up Timer (PWRT)31Prescaler150Timer2150Prescaler, Timer0125Prescaler, Timer2145PRI_IDLE Mode38PRI_RUN Mode34Program Counter54PCL, PCH and PCU Registers54PCLATH and PCLATU Registers54Program MemoryAnd Extended Instruction Set71Instructions58Two-Word58Interrupt Vector53Look-up Tables56Map and Stack (diagram)53Program Verification263Programming, Device Instructions267PSP. See Parallel Slave Port.Pulse-Width Modulation. See PWM (CCP Module)and PWM (ECCP Module).
Time-out Sequence45Power-up Delays31Power-up Timer (PWRT)31Prescaler150Timer2150Prescaler, Timer0125Prescaler, Timer2145PRI_IDLE Mode38PRI_RUN Mode34Program Counter54PCL, PCH and PCU Registers54PCLATH and PCLATU Registers54Program MemoryAnd Extended Instruction Set71Instructions58Two-Word58Interrupt Vector53Look-up Tables56Map and Stack (diagram)53Program Werification263Program Medulation. See PWM (CCP Module)and PWM (ECCP Module).PUSH296
Time-out Sequence45Power-up Delays31Power-up Timer (PWRT)31Prescaler150Timer2150Prescaler, Timer0125Prescaler, Timer2145PRI_IDLE Mode38PRI_RUN Mode34Program Counter54PCL, PCH and PCU Registers54PCLATH and PCLATU Registers54Program MemoryAnd Extended Instruction Set71Instructions58Two-Word58Interrupt Vector53Look-up Tables56Map and Stack (diagram)53Program Verification263Program Medulation. See PWM (CCP Module)and PWM (ECCP Module).PUSH296PUSH296PUSH and POP Instructions55
Time-out Sequence45Power-up Delays31Power-up Timer (PWRT)31Prescaler150Timer2150Prescaler, Timer0125Prescaler, Timer2145PRI_IDLE Mode38PRI_RUN Mode34Program Counter54PCL, PCH and PCU Registers54PCLATH and PCLATU Registers54Program MemoryAnd Extended Instruction Set71Instructions58Two-Word58Interrupt Vector53Look-up Tables56Map and Stack (diagram)53Program Werification263Program Medulation. See PWM (CCP Module)and PWM (ECCP Module).PUSH296