



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	40MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, HLVD, POR, PWM, WDT
Number of I/O	25
Program Memory Size	64KB (32K x 16)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	3.8K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.5V
Data Converters	A/D 10x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	28-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18lf2620-i-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### 3.1.3 CLOCK TRANSITIONS AND STATUS INDICATORS

The length of the transition between clock sources is the sum of two cycles of the old clock source and three to four cycles of the new clock source. This formula assumes that the new clock source is stable.

Three bits indicate the current clock source and its status. They are:

- OSTS (OSCCON<3>)
- IOFS (OSCCON<2>)
- T1RUN (T1CON<6>)

In general, only one of these bits will be set while in a given power-managed mode. When the OSTS bit is set, the primary clock is providing the device clock. When the IOFS bit is set, the INTOSC output is providing a stable, 8 MHz clock source to a divider that actually drives the device clock. When the T1RUN bit is set, the Timer1 oscillator is providing the clock. If none of these bits are set, then either the INTRC clock source is clocking the device, or the INTOSC source is not yet stable.

If the internal oscillator block is configured as the primary clock source by the FOSC3:FOSC0 Configuration bits, then both the OSTS and IOFS bits may be set when in PRI\_RUN or PRI\_IDLE modes. This indicates that the primary clock (INTOSC output) is generating a stable, 8 MHz output. Entering another power-managed RC mode at the same frequency would clear the OSTS bit.

- Note 1: Caution should be used when modifying a single IRCF bit. If VDD is less than 3V, it is possible to select a higher clock speed than is supported by the low VDD. Improper device operation may result if the VDD/FOSC specifications are violated.
  - 2: Executing a SLEEP instruction does not necessarily place the device into Sleep mode. It acts as the trigger to place the controller into either the Sleep mode or one of the Idle modes, depending on the setting of the IDLEN bit.

#### 3.1.4 MULTIPLE SLEEP COMMANDS

The power-managed mode that is invoked with the SLEEP instruction is determined by the setting of the IDLEN bit at the time the instruction is executed. If another SLEEP instruction is executed, the device will enter the power-managed mode specified by IDLEN at that time. If IDLEN has changed, the device will enter the new power-managed mode specified by the new setting.

#### 3.2 Run Modes

In the Run modes, clocks to both the core and peripherals are active. The difference between these modes is the clock source.

#### 3.2.1 PRI\_RUN MODE

The PRI\_RUN mode is the normal, full-power execution mode of the microcontroller. This is also the default mode upon a device Reset unless Two-Speed Start-up is enabled (see **Section 23.3 "Two-Speed Start-up"** for details). In this mode, the OSTS bit is set. The IOFS bit may be set if the internal oscillator block is the primary clock source (see **Section 2.7.1 "Oscillator Control Register"**).

#### 3.2.2 SEC\_RUN MODE

The SEC\_RUN mode is the compatible mode to the "clock switching" feature offered in other PIC18 devices. In this mode, the CPU and peripherals are clocked from the Timer1 oscillator. This gives users the option of lower power consumption while still using a high-accuracy clock source.

SEC\_RUN mode is entered by setting the SCS1:SCS0 bits to '01'. The device clock source is switched to the Timer1 oscillator (see Figure 3-1), the primary oscillator is shut down, the T1RUN bit (T1CON<6>) is set and the OSTS bit is cleared.

Note: The Timer1 oscillator should already be running prior to entering SEC\_RUN mode. If the T1OSCEN bit is not set when the SCS1:SCS0 bits are set to '01', entry to SEC\_RUN mode will not occur. If the Timer1 oscillator is enabled, but not yet running, device clocks will be delayed until the oscillator has started. In such situations, initial oscillator operation is far from stable and unpredictable operation may result.

On transitions from SEC\_RUN mode to PRI\_RUN, the peripherals and CPU continue to be clocked from the Timer1 oscillator while the primary clock is started. When the primary clock becomes ready, a clock switch back to the primary clock occurs (see Figure 3-2). When the clock switch is complete, the T1RUN bit is cleared, the OSTS bit is set and the primary clock is providing the clock. The IDLEN and SCS bits are not affected by the wake-up; the Timer1 oscillator continues to run.



#### 5.3.2 ACCESS BANK

While the use of the BSR with an embedded 8-bit address allows users to address the entire range of data memory, it also means that the user must always ensure that the correct bank is selected. Otherwise, data may be read from or written to the wrong location. This can be disastrous if a GPR is the intended target of an operation, but an SFR is written to instead. Verifying and/or changing the BSR for each read or write to data memory can become very inefficient.

To streamline access for the most commonly used data memory locations, the data memory is configured with an Access Bank, which allows users to access a mapped block of memory without specifying a BSR. The Access Bank consists of the first 128 bytes of memory (00h-7Fh) in Bank 0 and the last 128 bytes of memory (80h-FFh) in Block 15. The lower half is known as the "Access RAM" and is composed of GPRs. This upper half is also where the device's SFRs are mapped. These two areas are mapped contiguously in the Access Bank and can be addressed in a linear fashion by an 8-bit address (Figure 5-5).

The Access Bank is used by core PIC18 instructions that include the Access RAM bit (the 'a' parameter in the instruction). When 'a' is equal to '1', the instruction uses the BSR and the 8-bit address included in the opcode for the data memory address. When 'a' is '0',

however, the instruction is forced to use the Access Bank address map; the current value of the BSR is ignored entirely.

Using this "forced" addressing allows the instruction to operate on a data address in a single cycle, without updating the BSR first. For 8-bit addresses of 80h and above, this means that users can evaluate and operate on SFRs more efficiently. The Access RAM below 80h is a good place for data values that the user might need to access rapidly, such as immediate computational results or common program variables. Access RAM also allows for faster and more code efficient context saving and switching of variables.

The mapping of the Access Bank is slightly different when the extended instruction set is enabled (XINST Configuration bit = 1). This is discussed in more detail in Section 5.5.3 "Mapping the Access Bank in Indexed Literal Offset Addressing Mode".

#### 5.3.3 GENERAL PURPOSE REGISTER FILE

PIC18 devices may have banked memory in the GPR area. This is data RAM, which is available for use by all instructions. GPRs start at the bottom of Bank 0 (address 000h) and grow upwards towards the bottom of the SFR area. GPRs are not initialized by a Power-on Reset and are unchanged on all other Resets.

#### 9.5 PORTE, TRISE and LATE Registers

Depending on the particular PIC18F2525/2620/4525/ 4620 device selected, PORTE is implemented in two different ways.

For 40/44-pin devices, PORTE is a 4-bit wide port. Three pins (RE0/RD/AN5, RE1/WR/AN6 and RE2/CS/ AN7) are individually configurable as inputs or outputs. These pins have Schmitt Trigger input buffers. When selected as an analog input, these pins will read as '0's.

The corresponding Data Direction register is TRISE. Setting a TRISE bit (= 1) will make the corresponding PORTE pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISE bit (= 0) will make the corresponding PORTE pin an output (i.e., put the contents of the output latch on the selected pin).

TRISE controls the direction of the RE pins, even when they are being used as analog inputs. The user must make sure to keep the pins configured as inputs when using them as analog inputs.

Note:	On a		Power-on	Reset,	RE2:RE0	are
	con	figu	ired as anal	log input	s.	

The upper four bits of the TRISE register also control the operation of the Parallel Slave Port. Their operation is explained in Register 9-1.

The Data Latch register (LATE) is also memory mapped. Read-modify-write operations on the LATE register, read and write the latched output value for PORTE.

The fourth pin of PORTE ( $\overline{\text{MCLR}}/\text{VPP}/\text{RE3}$ ) is an input only pin. Its operation is controlled by the MCLRE Configuration bit. When selected as a port pin (MCLRE = 0), it functions as a digital input only pin; as such, it does not have TRIS or LAT bits associated with its operation. Otherwise, it functions as the device's Master Clear input. In either configuration, RE3 also functions as the programming voltage input during programming.

Note:	Or	n a Pow	er-on F	Reset,	RE	3 is enab	led as	
	а	digital	input	only	if	Master	Clear	
	functionality is disabled.							

#### EXAMPLE 9-5: INITIALIZING PORTE

CLRF	PORTE	; Initialize PORTE by
		; clearing output
		; data latches
CLRF	LATE	; Alternate method
		; to clear output
		; data latches
MOVLW	0Ah	; Configure A/D
MOVWF	ADCON1	; for digital inputs
MOVLW	03h	; Value used to
		; initialize data
		; direction
MOVWF	TRISE	; Set RE<0> as inputs
		; RE<1> as outputs
		; RE<2> as inputs
1		

#### 9.5.1 PORTE IN 28-PIN DEVICES

For 28-pin devices, PORTE is only available when Master Clear functionality is disabled (MCLRE = 0). In these cases, PORTE is a single bit, input only port comprised of RE3 only. The pin operates as previously described.

#### 10.3 PIE Registers

The PIE registers contain the individual enable bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are two Peripheral Interrupt Enable registers (PIE1 and PIE2). When IPEN = 0, the PEIE bit must be set to enable any of these peripheral interrupts.

#### REGISTER 10-6: PIE1: PERIPHERAL INTERRUPT ENABLE REGISTER 1

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE
bit 7							bit 0

Legend:					
R = Readable bit	lable bit W = Writable bit U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 7	<b>PSPIE:</b> Parallel Slave Port Read/Write Interrupt Enable bit <sup>(1)</sup>
	<ul><li>1 = Enables the PSP read/write interrupt</li><li>0 = Disables the PSP read/write interrupt</li></ul>
bit 6	ADIE: A/D Converter Interrupt Enable bit
	<ul><li>1 = Enables the A/D interrupt</li><li>0 = Disables the A/D interrupt</li></ul>
bit 5	RCIE: EUSART Receive Interrupt Enable bit
	<ul><li>1 = Enables the EUSART receive interrupt</li><li>0 = Disables the EUSART receive interrupt</li></ul>
bit 4	TXIE: EUSART Transmit Interrupt Enable bit
	<ul><li>1 = Enables the EUSART transmit interrupt</li><li>0 = Disables the EUSART transmit interrupt</li></ul>
bit 3	SSPIE: Master Synchronous Serial Port Interrupt Enable bit
	<ul><li>1 = Enables the MSSP interrupt</li><li>0 = Disables the MSSP interrupt</li></ul>
bit 2	CCP1IE: CCP1 Interrupt Enable bit
	<ul><li>1 = Enables the CCP1 interrupt</li><li>0 = Disables the CCP1 interrupt</li></ul>
bit 1	TMR2IE: TMR2 to PR2 Match Interrupt Enable bit
	<ul><li>1 = Enables the TMR2 to PR2 match interrupt</li><li>0 = Disables the TMR2 to PR2 match interrupt</li></ul>
bit 0	TMR1IE: TMR1 Overflow Interrupt Enable bit
	<ul><li>1 = Enables the TMR1 overflow interrupt</li><li>0 = Disables the TMR1 overflow interrupt</li></ul>

Note 1: This bit is unimplemented on 28-pin devices and will read as '0'.

NOTES:

#### 15.3 Compare Mode

In Compare mode, the 16-bit CCPRx register value is constantly compared against either the TMR1 or TMR3 register pair value. When a match occurs, the CCPx pin can be:

- driven high
- driven low
- toggled (high-to-low or low-to-high)
- remain unchanged (that is, reflects the state of the I/O latch)

The action on the pin is based on the value of the mode select bits (CCPxM3:CCPxM0). At the same time, the interrupt flag bit, CCPxIF, is set.

#### 15.3.1 CCP PIN CONFIGURATION

The user must configure the CCPx pin as an output by clearing the appropriate TRIS bit.

Clearing the CCP2CON register will force						
the RB3 or RC1 compare output latch						
(depending on device configuration) to the						
default low level. This is not the PORTB or						
PORTC I/O data latch.						

#### 15.3.2 TIMER1/TIMER3 MODE SELECTION

Timer1 and/or Timer3 must be running in Timer mode or Synchronized Counter mode if the CCP module is using the compare feature. In Asynchronous Counter mode, the compare operation may not work.

#### 15.3.3 SOFTWARE INTERRUPT MODE

When the Generate Software Interrupt mode is chosen (CCPxM3:CCPxM0 = 1010), the corresponding CCPx pin is not affected. Only a CCP interrupt is generated, if enabled, and the CCPxIE bit is set.

#### 15.3.4 SPECIAL EVENT TRIGGER

Both CCP modules are equipped with a Special Event Trigger. This is an internal hardware signal generated in Compare mode to trigger actions by other modules. The Special Event Trigger is enabled by selecting the Compare Special Event Trigger mode (CCPxM3:CCPxM0 = 1011).

For either CCP module, the Special Event Trigger resets the Timer register pair for whichever timer resource is currently assigned as the module's time base. This allows the CCPRx registers to serve as a programmable Period register for either timer.

The Special Event Trigger for CCP2 can also start an A/D conversion. In order to do this, the A/D converter must already be enabled.

### FIGURE 15-2: COMPARE MODE OPERATION BLOCK DIAGRAM





#### FIGURE 18-7: ASYNCHRONOUS RECEPTION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	<b>INTOIE</b>	RBIE	TMR0IF	INT0IF	RBIF	49
PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	52
PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	52
IPR1	PSPIP <sup>(1)</sup>	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	52
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	51
RCREG	EUSART R	leceive Regis	ster						51
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	51
BAUDCON	ABDOVF	RCIDL	RXDTP	TXCKP	BRG16		WUE	ABDEN	51
SPBRGH	GH EUSART Baud Rate Generator Register High Byte								51
SPBRG	EUSART B	aud Rate Ge	enerator Reg	gister Low E	Byte				51

#### TABLE 18-6: REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION

Legend: — = unimplemented locations read as '0'. Shaded cells are not used for asynchronous reception.

Note 1: These bits are unimplemented on 28-pin devices and read as '0'.

#### 18.2.4 AUTO-WAKE-UP ON SYNC BREAK CHARACTER

During Sleep mode, all clocks to the EUSART are suspended. Because of this, the Baud Rate Generator is inactive and a proper byte reception cannot be performed. The auto-wake-up feature allows the controller to wake-up due to activity on the RX/DT line while the EUSART is operating in Asynchronous mode.

The auto-wake-up feature is enabled by setting the WUE bit (BAUDCON<1>). Once set, the typical receive sequence on RX/DT is disabled and the EUSART remains in an Idle state, monitoring for a wake-up event independent of the CPU mode. A wake-up event consists of a high-to-low transition on the RX/DT line. (This coincides with the start of a Sync Break or a Wake-up Signal character for the LIN protocol.)

Following a wake-up event, the module generates an RCIF interrupt. The interrupt is generated synchronously to the Q clocks in normal operating modes (Figure 18-8) and asynchronously, if the device is in Sleep mode (Figure 18-9). The interrupt condition is cleared by reading the RCREG register.

The WUE bit is automatically cleared once a low-tohigh transition is observed on the RX line following the wake-up event. At this point, the EUSART module is in Idle mode and returns to normal operation. This signals to the user that the Sync Break event is over.

#### 18.4 EUSART Synchronous Slave Mode

Synchronous Slave mode is entered by clearing bit, CSRC (TXSTA<7>). This mode differs from the Synchronous Master mode in that the shift clock is supplied externally at the CK pin (instead of being supplied internally in Master mode). This allows the device to transfer or receive data while in any low-power mode.

#### 18.4.1 EUSART SYNCHRONOUS SLAVE TRANSMISSION

The operation of the Synchronous Master and Slave modes is identical, except in the case of the Sleep mode.

If two words are written to the TXREG and then the SLEEP instruction is executed, the following will occur:

- a) The first word will immediately transfer to the TSR register and transmit.
- b) The second word will remain in the TXREG register.
- c) Flag bit, TXIF, will not be set.
- d) When the first word has been shifted out of TSR, the TXREG register will transfer the second word to the TSR and flag bit, TXIF, will now be set.
- e) If enable bit, TXIE, is set, the interrupt will wake the chip from Sleep. If the global interrupt is enabled, the program will branch to the interrupt vector.

To set up a Synchronous Slave Transmission:

- 1. Enable the synchronous slave serial port by setting bits, SYNC and SPEN, and clearing bit, CSRC.
- 2. Clear bits, CREN and SREN.
- 3. If interrupts are desired, set enable bit, TXIE.
- 4. If 9-bit transmission is desired, set bit, TX9.
- 5. Enable the transmission by setting enable bit, TXEN.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit, TX9D.
- 7. Start transmission by loading data to the TXREGx register.
- If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	49
PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	52
PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	52
IPR1	PSPIP <sup>(1)</sup>	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	52
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	51
TXREG	EUSART T	ransmit Regi	ister						51
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	51
BAUDCON	ABDOVF	RCIDL	RXDTP	TXCKP	BRG16	—	WUE	ABDEN	51
SPBRGH	PBRGH EUSART Baud Rate Generator Register High Byte								51
SPBRG	EUSART B	aud Rate Ge	enerator Re	gister Low I	Byte				51

#### TABLE 18-9: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE TRANSMISSION

**Legend:** — = unimplemented, read as '0'. Shaded cells are not used for synchronous slave transmission.

Note 1: These bits are unimplemented on 28-pin devices and read as '0'.

#### 19.4 Operation in Power-Managed Modes

The selection of the automatic acquisition time and A/D conversion clock is determined in part by the clock source and frequency while in a power-managed mode.

If the A/D is expected to operate while the device is in a power-managed mode, the ACQT2:ACQT0 and ADCS2:ADCS0 bits in ADCON2 should be updated in accordance with the clock source to be used in that mode. After entering the mode, an A/D acquisition or conversion may be started. Once started, the device should continue to be clocked by the same clock source until the conversion has been completed.

If desired, the device may be placed into the corresponding Idle mode during the conversion. If the device clock frequency is less than 1 MHz, the A/D RC clock source should be selected.

Operation in the Sleep mode requires the A/D FRC clock to be selected. If bits ACQT2:ACQT0 are set to '000' and a conversion is started, the conversion will be delayed one instruction cycle to allow execution of the SLEEP instruction and entry to Sleep mode. The IDLEN bit (OSCCON<7>) must have already been cleared prior to starting the conversion.

#### 19.5 Configuring Analog Port Pins

The ADCON1, TRISA, TRISB and TRISE registers all configure the A/D port pins. The port pins needed as analog inputs must have their corresponding TRIS bits set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) will be converted.

The A/D operation is independent of the state of the CHS3:CHS0 bits and the TRIS bits.

- Note 1: When reading the PORT register, all pins configured as analog input channels will read as cleared (a low level). Pins configured as digital inputs will convert as analog inputs. Analog levels on a digitally configured input will be accurately converted.
  - 2: Analog levels on any pin defined as a digital input may cause the digital input buffer to consume current out of the device's specification limits.
  - 3: The PBADEN bit in Configuration Register 3H configures PORTB pins to reset as analog or digital pins by controlling how the PCFG<3:0> bits in ADCON1 are reset.

NOTES:

#### 22.1 Operation

When the HLVD module is enabled, a comparator uses an internally generated reference voltage as the set point. The set point is compared with the trip point, where each node in the resistor divider represents a trip point voltage. The "trip point" voltage is the voltage level at which the device detects a high or low-voltage event, depending on the configuration of the module. When the supply voltage is equal to the trip point, the voltage tapped off of the resistor array is equal to the internal reference voltage generated by the voltage reference module. The comparator then generates an interrupt signal by setting the HLVDIF bit. The trip point voltage is software programmable to any one of 16 values. The trip point is selected by programming the HLVDL3:HLVDL0 bits (HLVDCON<3:0>).

The HLVD module has an additional feature that allows the user to supply the trip voltage to the module from an external source. This mode is enabled when bits HLVDL3:HLVDL0 are set to '1111'. In this state, the comparator input is multiplexed from the external input pin, HLVDIN. This gives users flexibility because it allows them to configure the High/Low-Voltage Detect interrupt to occur at any voltage in the valid operating range.





REGISTER 23-4:	CONFIG3H: CONFIGURATION REGISTER 3 HIGH (	(BYTE ADDRESS 300005h)
----------------	---	------------------------

R/P-1	U-0	U-0	U-0	U-0	R/P-0	R/P-1	R/P-1	
MCLRE	_	_	—	_	LPT1OSC	PBADEN	CCP2MX	
bit 7		L				I	bit 0	
Legend:								
R = Readable	bit	P = Programm	nable bit	U = Unimpler	mented bit, read	as '0'		
-n = Value whe	en device is unp	programmed		u = Unchang	ed from program	nmed state		
bit 7	MCLRE: MCL	R Pin Enable I	oit					
	$1 = \overline{MCLR}$ pin	enabled; RE <u>3</u>	input pin disa	bled				
	0 = RE3 input	pin enabled; N	ICLR disable	d				
bit 6-3	Unimplemen	ted: Read as '	כ'					
bit 2	LPT1OSC: Lo	ow-Power Time	r1 Oscillator E	Enable bit				
	1 = Timer1 co	onfigured for lov	v-power opera	ation				
	0 = Timer1 co	nfigured for hig	gher power op	eration				
bit 1	PBADEN: PC	RTB A/D Enat	ole bit					
	(Affects ADCO	ON1 Reset stat	e. ADCON1 c	ontrols PORT	3<4:0> pin confi	guration.)		
	1 = PORTB<4:0> pins are configured as analog input channels on Reset							
	0 = PORTB<4:0> pins are configured as digital I/O on Reset							
bit 0	CCP2MX: CC	P2 MUX bit						
	1 = CCP2 inp	ut/output is mu	ltiplexed with	RC1				
	0 = CCP2 inp	ut/output is mu	Itiplexed with	RB3				

#### REGISTER 23-5: CONFIG4L: CONFIGURATION REGISTER 4 LOW (BYTE ADDRESS 300006h)

R/P-1	R/P-0	U-0	U-0	U-0	R/P-1	U-0	R/P-1
DEBUG	XINST	—	—	—	LVP	—	STVREN
bit 7							bit 0

Legend:					
R = Readable bit	P = Programmable bit	U = Unimplemented bit, read as '0'			
-n = Value when device is unp	programmed	u = Unchanged from programmed state			

bit 7	DEBUG: Background Debugger Enable bit
	<ul> <li>1 = Background debugger disabled, RB6 and RB7 configured as general purpose I/O pins</li> <li>0 = Background debugger enabled, RB6 and RB7 are dedicated to In-Circuit Debug</li> </ul>
bit 6	XINST: Extended Instruction Set Enable bit
	<ul><li>1 = Instruction set extension and Indexed Addressing mode enabled</li><li>0 = Instruction set extension and Indexed Addressing mode disabled (Legacy mode)</li></ul>
bit 5-3	Unimplemented: Read as '0'
bit 2	LVP: Single-Supply ICSP™ Enable bit
	1 = Single-Supply ICSP enabled
	0 = Single-Supply ICSP disabled
bit 1	Unimplemented: Read as '0'
bit 0	STVREN: Stack Full/Underflow Reset Enable bit 1 = Stack full/underflow will cause Reset
	0 = Stack full/underflow will not cause Reset

Г

ADDV	VFC	Α	ADD W and Carry bit to f					
Syntax		A	DDWFC	f {,d {,	a}}			
Operai	nds:	0 : d a	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$					
Operat	tion:	(V	/) + (f) +	$(C) \rightarrow de$	est			
Status	Affected:	N,	OV, C, I	DC, Z				
Encodi	ing:		0010	00da	fff	f	ffff	
Description:			Add W, the Carry flag and data memory location 'f'. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed in data memory location 'f'. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 24.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details					
Words	:	1						
Cycles	:	1						
Q Cyc	cle Activity:							
_	Q1		Q2	Q3			Q4	
	Decode	l reg	Read jister 'f'	Proce Dat	ess a	V de:	Vrite to stination	
Example:		AI	DWFC	REG,	0, 1	1		
B	efore Instruc Carry bit REG W fter Instructic Carry bit REG W	tion = = on = = =	1 02h 4Dh 0 02h 50h					

ANDLW			AND Literal with W						
Synt	ax:	Α	NDLW	k					
Oper	ands:	0	≤ k ≤ 255						
Oper	ation:	(V	V) .AND.	$k \rightarrow W$					
Statu	is Affected:	Ν	, Z						
Encoding:		Γ	0000	1011	kkk	k	kkkk		
Description:			ne conter bit literal	nts of W a 'k'. The r	are AN esult i	IDed s pla	l with the aced in W		
Words:		1							
Cycle	es:	1							
QC	ycle Activity:								
	Q1		Q2	Q3	3		Q4		
	Decode	Re	ad literal 'k'	Proce Dat	ess a	W	rite to W		
Exar	<u>nple:</u>	Al	NDLW	05Fh					
	Before Instruc	tion							
	W	=	A3h						
	After Instruction	on							
	W	=	03h						

COMF	IF Complement f				Compare f with W, Skip if f = W				
Syntax:	COMF f {,d {,a}}		Synta	ax:	CPFSEQ f {,a}				
Operands:	$0 \le f \le 255$ d $\in [0,1]$		Oper	ands:	$\begin{array}{l} 0 \leq f \leq 255 \\ a \in [0,1] \end{array}$				
	a ∈ [0,1]		Oper	ation:	(f) - (W),	(1.4.1)			
Operation:	$(\bar{f}) \rightarrow dest$				skip if (f) = 0 (unsigned c	(vv) comparison)			
Status Affected:	N, Z		Statu	s Affected:	None	. ,			
Encoding:	0001 11da ffff	ffff	Enco	ding:	0110	001a ffi	ff ffff		
Description: Words: Cycles: Q Cycle Activity:	The contents of register 'f' ar complemented. If 'd' is '0', the stored in W. If 'd' is '1', the re stored back in register 'f' (def If 'a' is '0', the Access Bank is If 'a' is '1', the BSR is used to GPR bank. If 'a' is '0' and the extended i set is enabled, this instruction in Indexed Literal Offset Add mode whenever $f \le 95$ (5Fh). Section 24.2.3 "Byte-Orient Bit-Oriented Instructions in Literal Offset Mode" for det 1	Encoding: are Description: he result is result is result is efault). is selected. to select the l instruction on operates dressing b). See nted and in Indexed etails.		ription:	Compares the contents of data memo- location 'f' to the contents of W by performing an unsigned subtraction. If 'f' = W, then the fetched instruction discarded and a NOP is executed instead, making this a two-cycle instruction. If 'a' is '0', the Access Bank is selecte If 'a' is '1', the BSR is used to select th GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operate in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 24.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.				
	02 03	04	Word	ls:	1				
Decode	Read Process register 'f' Data de	Write to estination	Cycle	es:	1(2) Note: 3 cy by a	ycles if skip an a 2-word instru	d followed		
			QC	ycle Activity:					
Example:	COMF REG, 0, 0			Q1	Q2	Q3	Q4		
Before Instruc	tion			Decode	Read	Process	No		
After Instructio	= 13n		lf sk	in <sup>.</sup>	register t	Data	operation		
REG	= 13h			Q1	Q2	Q3	Q4		
W	= ECh			No	No	No	No		
				operation	operation	operation	operation		
			lf Sk	ip and followe	d by 2-word in:	struction:	04		
				No	No	No	No		
				operation	operation	operation	operation		
				No	No	No	No		
				operation	operation	operation	operation		
			<u>Exan</u>	<u>nple:</u>	HERE NEQUAL	CPFSEQ REG :	;, O		
				Before Instruc PC Addru W REG After Instructio If REG PC	EQUAL tion = ? = ? on = Q; = Ad	RE dress (Equa	L)		
				If REG PC	≠ W; = Ad	dress (NEQU	AL)		

RETFIE	Return fro	Return from Interrupt						
Syntax:	RETFIE {s	RETFIE {s}						
Operands:	$s \in [0,1]$							
Operation:	$(TOS) \rightarrow Pi$ $1 \rightarrow GIE/GI$ if s = 1, $(WS) \rightarrow W$ , (STATUSS) $(BSRS) \rightarrow I$ PCLATU, P	C, IEH or PEIE/G ) → STATUS, BSR, 'CLATH are ur	IEL; nchanged					
Status Affected:	GIE/GIEH,	PEIE/GIEL.						
Encoding:	0000	0000 000	01 000s					
Description:	Return from and Top-of- the PC. Inte global intern contents of STATUSS a their corres STATUS an of these reg	Return from interrupt. Stack is popped and Top-of-Stack (TOS) is loaded into the PC. Interrupts are enabled by setting either the high or low-priority global interrupt enable bit. If 's' = 1, the contents of the shadow registers, WS, STATUSS and BSRS, are loaded into their corresponding registers, W, STATUS and BSR. If 's' = 0, no update of those registers conjut						
Words:	1	1						
Cycles:	2	2						
Q Cycle Activity	:							
Q1	Q2	Q3	Q4					
Decode	No operation	No operation	POP PC from stack Set GIEH or GIEL					
No operatior	No operation	No operation	No operation					
Example: After Interro PC	RETFIE I	1 = TOS						

RET	LW	Return Li	Return Literal to W					
Synta	ax:	RETLW k						
Oper	ands:	$0 \leq k \leq 255$						
Oper	ation:	$k \rightarrow W$ , (TOS) $\rightarrow P$ PCLATU, P	$k \rightarrow W$ , (TOS) $\rightarrow$ PC, PCLATU, PCLATH are unchanged					
Statu	s Affected:	None						
Enco	ding:	0000	1100	kkk	k	kkkk		
Desc	ription:	W is loaded The program top of the s The high ad remains un	l with the m counte tack (the Idress la changed	e eight er is loa returr tch (P	-bit l adeo n ado CLA	iteral 'k'. I from the dress). TH)		
Word	ls:	1						
Cycle	es:	2	2					
QC	ycle Activity:							
	Q1	Q2	Q3			Q4		
	Decode	Read literal 'k'	Proce Dat	ess a	P fro W	OP PC m stack, rite to W		
	No	No	No			No		
	operation	operation	opera	tion	op	peration		
Exan	nple: CALL TABLE	; W conta: ; offset ; W now ha ; table va	ins tak value as alue	ole				
TABI		· 14	<b>-</b>					

ADDWF	PCL	;	W = offset
RETLW	k0	;	Begin table
RETLW	k1	;	
:			
:			
RETLW	kn	;	End of table

Before I	Instruction
----------	-------------

W	=	07h
After Instruc		
W	=	value of kn

#### 24.2.2 EXTENDED INSTRUCTION SET

ADD	ADDFSR Add Literal to FSR							
Synta	ax:	ADDFSR	ADDFSR f, k					
Oper	ands:	$0 \le k \le 63$	$0 \le k \le 63$					
		f ∈ [ 0, 1,	2]					
Oper	ation:	FSR(f) + I	$\star \rightarrow FSR($	f)				
Statu	is Affected:	None						
Enco	oding:	1110	1000	ffk	ffkk kkk			
Desc	ription:	The 6-bit	The 6-bit literal 'k' is added to the					
		contents of	contents of the FSR specified by 'f'.					
Word	ls:	1	1					
Cycle	es:	1	1					
QC	ycle Activity:							
	Q1	Q2	Q3			Q4		
	Decode	Read	Proce	SS	۷	Vrite to		
		literal 'k'	Data	a		FSR		

ADDFSR 2, 23h

Syntax:	ADDULNK k						
Operands:	$0 \leq k \leq 63$						
Operation: $FSR2 + k \rightarrow FSR2$ ,							
	$(TOS) \rightarrow PC$						
Status Affected:	None						
Encoding:	1110 1000 11kk kkkk						
	contents of FSR2. A RETURN is then executed by loading the PC with the TOS. The instruction takes two cycles to execute; a NOP is performed during the second cycle. This may be thought of as a special case of the ADDFSR instruction, where f = 3 (binary '11'); it operates only on FSR2.						
Words:	1						
Cycles:	2						

Add Literal to FSR2 and Return

Q Cycle Activity:

ADDULNK

Q1	Q2	Q3	Q4	
Decode	Read	Process	Write to	
	literal 'k'	Data	FSR	
No	No	No	No	
Operation	Operation	Operation	Operation	

Example: ADDULNK 23h

Before Instruction							
FSR2	=	03FFh					
PC	=	0100h					
After Instruction							
FSR2	=	0422h					
PC	=	(TOS)					

**Note:** All PIC18 instructions may take an optional label argument preceding the instruction mnemonic for use in symbolic addressing. If a label is used, the instruction syntax then becomes: {label} instruction argument(s).

Example:

**Before Instruction** 

After Instruction

FSR2

FSR2 = 03FFh

= 0422h

#### 26.4.2 TIMING CONDITIONS

The temperature and voltages specified in Table 26-5 apply to all timing specifications unless otherwise noted. Figure 26-5 specifies the load conditions for the timing specifications.

Note: Because of space limitations, the generic terms "PIC18FXXXX" and "PIC18LFXXXX" are used throughout this section to refer to the PIC18F2525/2620/4525/4620 and PIC18LF2525/2620/4525/4620 families of devices specifically and only those devices.

#### TABLE 26-5: TEMPERATURE AND VOLTAGE SPECIFICATIONS – AC

	Standard Operating Conditions (unless otherwise stated)					
	Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial					
AC CHARACTERISTICS	Operating voltage VDD range as described in DC spec Section 26.1 and					
	Section 26.3.					
	LF parts operate for industrial temperatures only.					

#### FIGURE 26-5: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS



#### 26.4.3 TIMING DIAGRAMS AND SPECIFICATIONS





#### TABLE 26-6: EXTERNAL CLOCK TIMING REQUIREMENTS

Param. No.	Symbol	Characteristic	Min	Мах	Units	Conditions
1A	Fosc	External CLKI Frequency <sup>(1)</sup>	DC	1	MHz	XT, RC Oscillator mode
			DC	25	MHz	HS Oscillator mode
			DC	31.25	kHz	LP Oscillator mode
			DC	40	MHz	EC Oscillator mode
		Oscillator Frequency <sup>(1)</sup>	DC	4	MHz	RC Oscillator mode
			0.1	4	MHz	XT Oscillator mode
			4	25	MHz	HS Oscillator mode
			4	10	MHz	HS + PLL Oscillator mode
			5	200	kHz	LP Oscillator mode
1	Tosc	External CLKI Period <sup>(1)</sup>	1000	—	ns	XT, RC Oscillator mode
			40	—	ns	HS Oscillator mode
			32	_	μs	LP Oscillator mode
			25	_	ns	EC Oscillator mode
		Oscillator Period <sup>(1)</sup>	250	—	ns	RC Oscillator mode
			0.25	10	μS	XT Oscillator mode
			40	250	ns	HS Oscillator mode
			100	250	ns	HS + PLL Oscillator mode
			5	200	μS	LP Oscillator mode
2	Тсү	Instruction Cycle Time <sup>(1)</sup>	100	—	ns	Tcy = 4/Fosc, Industrial
			160	—	ns	TCY = 4/FOSC, Extended
3	TosL,	External Clock in (OSC1)	30	—	ns	XT Oscillator mode
	IOSH	High or Low Time	2.5	—	μS	LP Oscillator mode
			10	—	ns	HS Oscillator mode
4	TosR,	External Clock in (OSC1)	—	20	ns	XT Oscillator mode
	IOSF	Rise or Fall Time	—	50	ns	LP Oscillator mode
			—	7.5	ns	HS Oscillator mode

Note 1: Instruction cycle period (TcY) equals four times the input oscillator time base period for all configurations except PLL. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKI pin. When an external clock input is used, the "max." cycle time limit is "DC" (no clock) for all devices.



#### FIGURE 26-19: MASTER SSP I<sup>2</sup>C<sup>™</sup> BUS START/STOP BITS TIMING WAVEFORMS

TABLE 20 20: MAGTER OOF TO BOO OTARTIOTOL BITO REGULARIENT	TABLE 26-20:	MASTER SSP I <sup>2</sup> C <sup>™</sup> BUS START/STOP BITS REQUIREMENTS
--	--------------	---

Param. No.	Symbol	Characteristic		Min	Max	Units	Conditions
90	TSU:STA	Start Condition	100 kHz mode	2(Tosc)(BRG + 1)		ns	Only relevant for
		Setup Time	400 kHz mode	2(Tosc)(BRG + 1)	_		Repeated Start
			1 MHz mode <sup>(1)</sup>	2(Tosc)(BRG + 1)	_		condition
91	THD:STA	Start Condition	100 kHz mode	2(Tosc)(BRG + 1)	_	ns	After this period, the
		Hold Time	400 kHz mode	2(Tosc)(BRG + 1)	_		first clock pulse is
	1 MHz r		1 MHz mode <sup>(1)</sup>	2(Tosc)(BRG + 1)	_		generated
92	Tsu:sto	Stop Condition	100 kHz mode	2(Tosc)(BRG + 1)		ns	
		Setup Time	400 kHz mode	2(Tosc)(BRG + 1)	_		
			1 MHz mode <sup>(1)</sup>	2(Tosc)(BRG + 1)	_		
93	THD:STO	Stop Condition	100 kHz mode	2(Tosc)(BRG + 1)		ns	
		Hold Time	400 kHz mode	2(Tosc)(BRG + 1)	_		
			1 MHz mode <sup>(1)</sup>	2(Tosc)(BRG + 1)	_		

**Note 1:** Maximum pin capacitance = 10 pF for all  $I^2C$  pins.

#### FIGURE 26-20: MASTER SSP I<sup>2</sup>C<sup>™</sup> BUS DATA TIMING





#### TABLE 26-23: EUSART SYNCHRONOUS RECEIVE REQUIREMENTS

Param. No.	Symbol	Characteristic	Min	Max	Units	Conditions
125	TdtV2ckl	<u>SYNC RCV (MASTER &amp; SLAVE)</u> Data Hold before CK ↓ (DT hold time)	10	_	ns	
126	TckL2dtl	Data Hold after CK $\downarrow$ (DT hold time)	15	_	ns	

### TABLE 26-24:A/D CONVERTER CHARACTERISTICS:PIC18F2525/2620/4525/4620 (INDUSTRIAL)PIC18LF2525/2620/4525/4620 (INDUSTRIAL)

Param No.	Symbol	I Characteristic		Min	Тур	Мах	Units	Conditions
A01	NR	Resolution			_	10	bit	$\Delta VREF \ge 3.0V$
A03	EIL	Integral Linearity	Error		_	<±1	LSb	$\Delta \text{VREF} \geq 3.0 \text{V}$
A04	Edl	Differential Linear	ity Error		_	<±1	LSb	$\Delta \text{VREF} \geq 3.0 \text{V}$
A06	EOFF	Offset Error			_	<±2.0	LSb	$\Delta \text{VREF} \geq 3.0 \text{V}$
A07	Egn	Gain Error		_	_	<±1	LSb	$\Delta \text{VREF} \geq 3.0 \text{V}$
A10	—	Monotonicity		Gu	aranteed	j(1)	-	$VSS \leq VAIN \leq VREF$
A20	$\Delta VREF$	Reference Voltag	e Range	1.8	—	—	V	VDD < 3.0V
		(VREFH – VREFL)		3	_		V	$VDD \ge 3.0V$
A21	Vrefh	Reference Voltage High		Vss	_	Vrefh	V	
A22	Vrefl	Reference Voltage Low		Vss – 0.3V	_	Vdd - 3.0V	V	
A25	Vain	Analog Input Voltage		Vrefl	_	Vrefh	V	
A30	ZAIN	Recommended Ir Analog Voltage S	npedance of ource	—		2.5	kΩ	
A40	IAD	A/D Current from	PIC18FXXXX		180	—	μΑ	Average current during
		Vdd	PIC18 <b>LF</b> XX20	_	90	—	μΑ	conversion
A50	IREF	VREF Input Curre	nt <b>(2)</b>	_	_	5	μΑ	During VAIN acquisition.
				—	—	150	μΑ	During A/D conversion

**Note 1:** The A/D conversion result never decreases with an increase in the input voltage and has no missing codes.

2: VREFH current is from RA3/AN3/VREF+ pin or VDD, whichever is selected as the VREFH source. VREFL current is from RA2/AN2/VREF-/CVREF pin or VSS, whichever is selected as the VREFL source.