

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFl

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	40MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, HLVD, POR, PWM, WDT
Number of I/O	25
Program Memory Size	64KB (32K x 16)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	3.8K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.5V
Data Converters	A/D 10x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	28-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18lf2620t-i-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

NOTES:

5.1.1 PROGRAM COUNTER

The Program Counter (PC) specifies the address of the instruction to fetch for execution. The PC is 21 bits wide and is contained in three separate 8-bit registers. The low byte, known as the PCL register, is both readable and writable. The high byte, or PCH register, contains the PC<15:8> bits; it is not directly readable or writable. Updates to the PCH register are performed through the PCLATH register. The upper byte is called PCU. This register contains the PC<20:16> bits; it is also not directly readable or writable. Updates to the PCH register. Updates to the PCU. This register contains the PC<20:16> bits; it is also not directly readable or writable. Updates to the PCU

The contents of PCLATH and PCLATU are transferred to the program counter by any operation that writes PCL. Similarly, the upper two bytes of the program counter are transferred to PCLATH and PCLATU by an operation that reads PCL. This is useful for computed offsets to the PC (see **Section 5.1.4.1 "Computed GOTO**").

The PC addresses bytes in the program memory. To prevent the PC from becoming misaligned with word instructions, the Least Significant bit of PCL is fixed to a value of '0'. The PC increments by 2 to address sequential instructions in the program memory.

The CALL, RCALL, GOTO and program branch instructions write to the program counter directly. For these instructions, the contents of PCLATH and PCLATU are not transferred to the program counter.

5.1.2 RETURN ADDRESS STACK

The return address stack allows any combination of up to 31 program calls and interrupts to occur. The PC is pushed onto the stack when a CALL or RCALL instruction is executed or an interrupt is Acknowledged. The PC value is pulled off the stack on a RETURN, RETLW or a RETFIE instruction. PCLATU and PCLATH are not affected by any of the RETURN or CALL instructions. The stack operates as a 31-word by 21-bit RAM and a 5-bit Stack Pointer, STKPTR. The stack space is not part of either program or data space. The Stack Pointer is readable and writable and the address on the top of the stack is readable and writable through the top-of-stack Special File Registers. Data can also be pushed to, or popped from the stack, using these registers.

A CALL type instruction causes a push onto the stack; the Stack Pointer is first incremented and the location pointed to by the Stack Pointer is written with the contents of the PC (already pointing to the instruction following the CALL). A RETURN type instruction causes a pop from the stack; the contents of the location pointed to by the STKPTR are transferred to the PC and then the Stack Pointer is decremented.

The Stack Pointer is initialized to '00000' after all Resets. There is no RAM associated with the location corresponding to a Stack Pointer value of '00000'; this is only a Reset value. Status bits indicate if the stack is full or has overflowed or has underflowed.

5.1.2.1 Top-of-Stack Access

Only the top of the return address stack (TOS) is readable and writable. A set of three registers, TOSU:TOSH:TOSL, hold the contents of the stack location pointed to by the STKPTR register (Figure 5-2). This allows users to implement a software stack if necessary. After a CALL, RCALL or interrupt, the software can read the pushed value by reading the TOSU:TOSH:TOSL registers. These values can be placed on a user-defined software stack. At return time, the software can return these values to TOSU:TOSH:TOSL and do a return.

The user must disable the global interrupt enable bits while accessing the stack to prevent inadvertent stack corruption.

FIGURE 5-2: RETURN ADDRESS STACK AND ASSOCIATED REGISTERS



5.3.4 SPECIAL FUNCTION REGISTERS

The Special Function Registers (SFRs) are registers used by the CPU and peripheral modules for controlling the desired operation of the device. These registers are implemented as static RAM. SFRs start at the top of data memory (FFFh) and extend downward to occupy the top half of Bank 15 (F80h to FFFh). A list of these registers is given in Table 5-1 and Table 5-2. The SFRs can be classified into two sets: those associated with the "core" device functionality (ALU, Resets and interrupts) and those related to the peripheral functions. The reset and interrupt registers are described in their respective chapters, while the ALU's STATUS register is described later in this section. Registers related to the operation of a peripheral feature are described in the chapter for that peripheral.

The SFRs are typically distributed among the peripherals whose functions they control. Unused SFR locations are unimplemented and read as '0's.

Address	Name	Address	Name	Address	Name	Address	Name
FFFh	TOSU	FDFh	INDF2 ⁽¹⁾	FBFh	CCPR1H	F9Fh	IPR1
FFEh	TOSH	FDEh	POSTINC2 ⁽¹⁾	FBEh	CCPR1L	F9Eh	PIR1
FFDh	TOSL	FDDh	POSTDEC2 ⁽¹⁾	FBDh	CCP1CON	F9Dh	PIE1
FFCh	STKPTR	FDCh	PREINC2 ⁽¹⁾	FBCh	CCPR2H	F9Ch	(2)
FFBh	PCLATU	FDBh	PLUSW2 ⁽¹⁾	FBBh	CCPR2L	F9Bh	OSCTUNE
FFAh	PCLATH	FDAh	FSR2H	FBAh	CCP2CON	F9Ah	(2)
FF9h	PCL	FD9h	FSR2L	FB9h	(2)	F99h	(2)
FF8h	TBLPTRU	FD8h	STATUS	FB8h	BAUDCON	F98h	(2)
FF7h	TBLPTRH	FD7h	TMR0H	FB7h	PWM1CON ⁽³⁾	F97h	(2)
FF6h	TBLPTRL	FD6h	TMR0L	FB6h	ECCP1AS ⁽³⁾	F96h	TRISE ⁽³⁾
FF5h	TABLAT	FD5h	TOCON	FB5h	CVRCON	F95h	TRISD ⁽³⁾
FF4h	PRODH	FD4h	(2)	FB4h	CMCON	F94h	TRISC
FF3h	PRODL	FD3h	OSCCON	FB3h	TMR3H	F93h	TRISB
FF2h	INTCON	FD2h	HLVDCON	FB2h	TMR3L	F92h	TRISA
FF1h	INTCON2	FD1h	WDTCON	FB1h	T3CON	F91h	(2)
FF0h	INTCON3	FD0h	RCON	FB0h	SPBRGH	F90h	(2)
FEFh	INDF0 ⁽¹⁾	FCFh	TMR1H	FAFh	SPBRG	F8Fh	(2)
FEEh	POSTINC0 ⁽¹⁾	FCEh	TMR1L	FAEh	RCREG	F8Eh	(2)
FEDh	POSTDEC0 ⁽¹⁾	FCDh	T1CON	FADh	TXREG	F8Dh	LATE ⁽³⁾
FECh	PREINC0 ⁽¹⁾	FCCh	TMR2	FACh	TXSTA	F8Ch	LATD ⁽³⁾
FEBh	PLUSW0 ⁽¹⁾	FCBh	PR2	FABh	RCSTA	F8Bh	LATC
FEAh	FSR0H	FCAh	T2CON	FAAh	EEADRH	F8Ah	LATB
FE9h	FSR0L	FC9h	SSPBUF	FA9h	EEADR	F89h	LATA
FE8h	WREG	FC8h	SSPADD	FA8h	EEDATA	F88h	(2)
FE7h	INDF1 ⁽¹⁾	FC7h	SSPSTAT	FA7h	EECON2 ⁽¹⁾	F87h	(2)
FE6h	POSTINC1 ⁽¹⁾	FC6h	SSPCON1	FA6h	EECON1	F86h	(2)
FE5h	POSTDEC1 ⁽¹⁾	FC5h	SSPCON2	FA5h	(2)	F85h	(2)
FE4h	PREINC1 ⁽¹⁾	FC4h	ADRESH	FA4h	(2)	F84h	PORTE ⁽³⁾
FE3h	PLUSW1 ⁽¹⁾	FC3h	ADRESL	FA3h	(2)	F83h	PORTD ⁽³⁾
FE2h	FSR1H	FC2h	ADCON0	FA2h	IPR2	F82h	PORTC
FE1h	FSR1L	FC1h	ADCON1	FA1h	PIR2	F81h	PORTB
FE0h	BSR	FC0h	ADCON2	FA0h	PIE2	F80h	PORTA

TABLE 5-1: SPECIAL FUNCTION REGISTER MAP FOR PIC18F2525/2620/4525/4620 DEVICES

Note 1: This is not a physical register.

2: Unimplemented registers are read as '0'.

3: This register is not available on 28-pin devices.

6.0 DATA EEPROM MEMORY

The data EEPROM is a nonvolatile memory array, separate from the data RAM and program memory, that is used for long-term storage of program data. It is not directly mapped in either the register file or program memory space but is indirectly addressed through the Special Function Registers (SFRs). The EEPROM is readable and writable during normal operation over the entire VDD range.

Five SFRs are used to read and write to the data EEPROM as well as the program memory. They are:

- EECON1
- EECON2
- EEDATA
- EEADR
- EEADRH

The data EEPROM allows byte read and write. When interfacing to the data memory block, EEDATA holds the 8-bit data for read/write and the EEADRH:EEADR register pair holds the address of the EEPROM location being accessed.

The EEPROM data memory is rated for high erase/write cycle endurance. A byte write automatically erases the location and writes the new data (erase-before-write). The write time is controlled by an on-chip timer; it will vary with voltage and temperature as well as from chip to chip. Please refer to parameter D122 (Table 26-1 in **Section 26.0 "Electrical Characteristics**") for exact limits.

6.1 EEADR and EEADRH Registers

The EEADRH:EEADR register pair is used to address the data EEPROM for read and write operations. EEADRH holds the two MSbits of the address; the upper 6 bits are ignored. The 10-bit range of the pair can address a memory range of 1024 bytes (00h to 3FFh).

6.2 EECON1 and EECON2 Registers

Access to the data EEPROM is controlled by two registers: EECON1 and EECON2. These are the same registers which control access to the program memory and are used in a similar manner for the data EEPROM.

The EECON1 register (Register 6-1) is the control register for data and program memory access. Control bit EEPGD determines if the access will be to program or data EEPROM memory. When clear, operations will access the data EEPROM memory. When set, program memory is accessed.

Control bit, CFGS, determines if the access will be to the Configuration registers or to program memory/data EEPROM memory. When set, subsequent operations access Configuration registers. When CFGS is clear, the EEPGD bit selects either Flash program or data EEPROM memory.

The WREN bit, when set, will allow a write operation. On power-up, the WREN bit is clear. The WRERR bit is set in hardware when the WREN bit is set and cleared when the internal programming timer expires and the write operation is complete.

Note:	During normal operation, the WRERR is
	read as '1'. This can indicate that a write
	operation was prematurely terminated by
	a Reset, or a write operation was
	attempted improperly.

The WR control bit initiates write operations. The bit cannot be cleared, only set, in software; it is cleared in hardware at the completion of the write operation.

Note:	The EEIF interrupt flag bit (PIR2<4>) is set
	when the write is complete. It must be
	cleared in software.

Control bits, RD and WR, start read and erase/write operations, respectively. These bits are set by firmware and cleared by hardware at the completion of the operation.

The RD bit cannot be set when accessing program memory (EEPGD = 1). Program memory is read using table read instructions. See **Section 7.1 "Table Reads and Table Writes"** regarding table reads.

The EECON2 register is not a physical register. It is used exclusively in the memory write and erase sequences. Reading EECON2 will read all '0's.

Pin	Function	TRIS Setting	I/O	l/O Type	Description
RD0/PSP0	RD0	0	0	DIG	LATD<0> data output.
		1	Ι	ST	PORTD<0> data input.
	PSP0	x	0	DIG	PSP read data output (LATD<0>); takes priority over port data.
		x	Ι	TTL	PSP write data input.
RD1/PSP1	RD1	0	0	DIG	LATD<1> data output.
		1	I	ST	PORTD<1> data input.
	PSP1	x	0	DIG	PSP read data output (LATD<1>); takes priority over port data.
		x	I	TTL	PSP write data input.
RD2/PSP2	RD2	0	0	DIG	LATD<2> data output.
		1	Ι	ST	PORTD<2> data input.
	PSP2	x	0	DIG	PSP read data output (LATD<2>); takes priority over port data.
		x	Ι	TTL	PSP write data input.
RD3/PSP3	RD3	0	0	DIG	LATD<3> data output.
		1	Ι	ST	PORTD<3> data input.
	PSP3	x	0	DIG	PSP read data output (LATD<3>); takes priority over port data.
		x	-	TTL	PSP write data input.
RD4/PSP4	RD4	0	0	DIG	LATD<4> data output.
		1	Ι	ST	PORTD<4> data input.
	PSP4	x	0	DIG	PSP read data output (LATD<4>); takes priority over port data.
		x	Ι	TTL	PSP write data input.
RD5/PSP5/P1B	RD5	0	0	DIG	LATD<5> data output.
		1	-	ST	PORTD<5> data input.
	PSP5	x	0	DIG	PSP read data output (LATD<5>); takes priority over port data.
		x	Ι	TTL	PSP write data input.
	P1B	0	0	DIG	ECCP1 Enhanced PWM output, channel B; takes priority over port and PSP data. May be configured for tri-state during Enhanced PWM shutdown events.
RD6/PSP6/P1C	RD6	0	0	DIG	LATD<6> data output.
		1	I	ST	PORTD<6> data input.
	PSP6	x	0	DIG	PSP read data output (LATD<6>); takes priority over port data.
		x	I	TTL	PSP write data input.
	P1C	0	0	DIG	ECCP1 Enhanced PWM output, channel C; takes priority over port and PSP data. May be configured for tri-state during Enhanced PWM shutdown events.
RD7/PSP7/P1D	RD7	0	0	DIG	LATD<7> data output.
		1	I	ST	PORTD<7> data input.
	PSP7	x	0	DIG	PSP read data output (LATD<7>); takes priority over port data.
		x	I	TTL	PSP write data input.
	P1D	0	0	DIG	ECCP1 Enhanced PWM output, channel D; takes priority over port and PSP data. May be configured for tri-state during Enhanced PWM shutdown events.

TABLE 9-7: PORTD I/O SUMMARY

Legend: DIG = Digital level output; TTL = TTL input buffer; ST = Schmitt Trigger input buffer;

x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

15.3 Compare Mode

In Compare mode, the 16-bit CCPRx register value is constantly compared against either the TMR1 or TMR3 register pair value. When a match occurs, the CCPx pin can be:

- driven high
- driven low
- toggled (high-to-low or low-to-high)
- remain unchanged (that is, reflects the state of the I/O latch)

The action on the pin is based on the value of the mode select bits (CCPxM3:CCPxM0). At the same time, the interrupt flag bit, CCPxIF, is set.

15.3.1 CCP PIN CONFIGURATION

The user must configure the CCPx pin as an output by clearing the appropriate TRIS bit.

Clearing the CCP2CON register will force
the RB3 or RC1 compare output latch
(depending on device configuration) to the
default low level. This is not the PORTB or
PORTC I/O data latch.

15.3.2 TIMER1/TIMER3 MODE SELECTION

Timer1 and/or Timer3 must be running in Timer mode or Synchronized Counter mode if the CCP module is using the compare feature. In Asynchronous Counter mode, the compare operation may not work.

15.3.3 SOFTWARE INTERRUPT MODE

When the Generate Software Interrupt mode is chosen (CCPxM3:CCPxM0 = 1010), the corresponding CCPx pin is not affected. Only a CCP interrupt is generated, if enabled, and the CCPxIE bit is set.

15.3.4 SPECIAL EVENT TRIGGER

Both CCP modules are equipped with a Special Event Trigger. This is an internal hardware signal generated in Compare mode to trigger actions by other modules. The Special Event Trigger is enabled by selecting the Compare Special Event Trigger mode (CCPxM3:CCPxM0 = 1011).

For either CCP module, the Special Event Trigger resets the Timer register pair for whichever timer resource is currently assigned as the module's time base. This allows the CCPRx registers to serve as a programmable Period register for either timer.

The Special Event Trigger for CCP2 can also start an A/D conversion. In order to do this, the A/D converter must already be enabled.

FIGURE 15-2: COMPARE MODE OPERATION BLOCK DIAGRAM



17.3.6 SLAVE MODE

In Slave mode, the data is transmitted and received as the external clock pulses appear on SCK. When the last bit is latched, the SSPIF interrupt flag bit is set.

Before enabling the module in SPI Slave mode, the clock line must match the proper Idle state. The clock line can be observed by reading the SCK pin. The Idle state is determined by the CKP bit (SSPCON1<4>).

While in Slave mode, the external clock is supplied by the external clock source on the SCK pin. This external clock must meet the minimum high and low times as specified in the electrical specifications.

While in Sleep mode, the slave can transmit/receive data. When a byte is received, the device will wake-up from Sleep.

17.3.7 SLAVE SELECT SYNCHRONIZATION

The \overline{SS} pin allows a Synchronous Slave mode. The SPI operation must be in Slave mode with the \overline{SS} pin control enabled (SSPCON1<3:0> = 04h). When the \overline{SS} pin is low, transmission and reception are enabled and the

SDO pin is driven. When the \overline{SS} pin goes high, the SDO pin is no longer driven, even if in the middle of a transmitted byte and becomes a floating output. External pull-up/pull-down resistors may be desirable depending on the application.

Note 1:	When	the SPI	interfa	ace is in Sla	ave mode
	with	SS	pin	control	enabled
	(SSPC	ON1<3	:0> =	0100), the	SPI mod-
	ule will	reset if	the S	S pin is set	to VDD.

2: If the SPI interface is used in Slave mode with CKE set, then the SS pin control must be enabled.

When the SPI module resets, the bit counter is forced to '0'. This can be done by either forcing the \overline{SS} pin to a high level or clearing the SSPEN bit.

To emulate two-wire communication, the SDO pin can be connected to the SDI pin. When the SPI needs to operate as a receiver, the SDO pin can be configured as an input. This disables transmissions from the SDO. The SDI can always be left as an input (SDI function) since it cannot create a bus conflict.

FIGURE 17-4: SLAVE SYNCHRONIZATION WAVEFORM



17.4.8 I²C MASTER MODE START CONDITION TIMING

To initiate a Start condition, the user sets the Start Enable bit, SEN (SSPCON2<0>). If the SDA and SCL pins are sampled high, the Baud Rate Generator is reloaded with the contents of SSPADD<6:0> and starts its count. If SCL and SDA are both sampled high when the Baud Rate Generator times out (TBRG), the SDA pin is driven low. The action of the SDA being driven low while SCL is high is the Start condition and causes the S bit (SSPSTAT<3>) to be set. Following this, the Baud Rate Generator is reloaded with the contents of SSPADD<6:0> and resumes its count. When the Baud Rate Generator times out (TBRG), the SEN bit (SSPCON2<0>) will be automatically cleared by hardware; the Baud Rate Generator is suspended, leaving the SDA line held low and the Start condition is complete.

Note: If at the beginning of the Start condition, the SDA and SCL pins are already sampled low, or if during the Start condition, the SCL line is sampled low before the SDA line is driven low, a bus collision occurs, the Bus Collision Interrupt Flag, BCLIF, is set, the Start condition is aborted and the I²C module is reset into its Idle state.

17.4.8.1 WCOL Status Flag

If the user writes the SSPBUF when a Start sequence is in progress, the WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

Note: Because queueing of events is not allowed, writing to the lower 5 bits of SSPCON2 is disabled until the Start condition is complete.



FIGURE 17-19: FIRST START BIT TIMING

18.2.5 BREAK CHARACTER SEQUENCE

The EUSART module has the capability of sending the special Break character sequences that are required by the LIN bus standard. The Break character transmit consists of a Start bit, followed by twelve '0' bits and a Stop bit. The Frame Break character is sent whenever the SENDB and TXEN bits (TXSTA<3> and TXSTA<5>) are set while the Transmit Shift Register is loaded with data. Note that the value of data written to TXREG will be ignored and all '0's will be transmitted.

The SENDB bit is automatically reset by hardware after the corresponding Stop bit is sent. This allows the user to preload the transmit FIFO with the next transmit byte following the Break character (typically, the Sync character in the LIN specification).

Note that the data value written to the TXREG for the Break character is ignored. The write simply serves the purpose of initiating the proper sequence.

The TRMT bit indicates when the transmit operation is active or Idle, just as it does during normal transmission. See Figure 18-10 for the timing of the Break character sequence.

18.2.5.1 Break and Sync Transmit Sequence

The following sequence will send a message frame header made up of a Break, followed by an Auto-Baud Sync byte. This sequence is typical of a LIN bus master.

- Configure the EUSART for the desired mode. 1.
- 2. Set the TXEN and SENDB bits to set up the Break character.
- 3. Load the TXREG with a dummy character to initiate transmission (the value is ignored).
- Write '55h' to TXREG to load the Sync character 4 into the transmit FIFO buffer.
- 5. After the Break has been sent, the SENDB bit is reset by hardware. The Sync character now transmits in the preconfigured mode.

When the TXREG becomes empty, as indicated by the TXIF, the next data byte can be written to TXREG.

18.2.6 **RECEIVING A BREAK CHARACTER**

The Enhanced USART module can receive a Break character in two ways.

The first method forces configuration of the baud rate at a frequency of 9/13 the typical speed. This allows for the Stop bit transition to be at the correct sampling location (13 bits for Break versus Start bit and 8 data bits for typical data).

The second method uses the auto-wake-up feature described in Section 18.2.4 "Auto-Wake-up on Sync Break Character". By enabling this feature, the EUSART will sample the next two transitions on RX/DT, cause an RCIF interrupt and receive the next data byte followed by another interrupt.

Note that following a Break character, the user will typically want to enable the Auto-Baud Rate Detect feature. For both methods, the user can set the ABD bit once the TXIF interrupt is observed.



FIGURE 18-10: SEND BREAK CHARACTER SEQUENCE

REGISTER 23-2: CONFIG2L: CONFIGURATION REGISTER 2 LOW (BYTE ADDRESS 300002h)

U-0	U-0	U-0	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1
—	—	—	BORV1 ⁽¹⁾	BORV0 ⁽¹⁾	BOREN1 ⁽²⁾	BOREN0 ⁽²⁾	PWRTEN ⁽²⁾
bit 7							bit 0
Legend:							
R = Readable	e bit	P = Programn	nable bit	U = Unimplen	nented bit, read	l as '0'	
-n = Value wh	ien device is un	programmed		u = Unchange	ed from program	nmed state	
bit 7-5	Unimplement	ted: Read as 'd)'				
bit 4-3	BORV1:BOR	V0: Brown-out	Reset Voltage	bits ⁽¹⁾			
	11 = Minimum	n setting					
	•						
	•						
	• 00 = Maximur	n setting					
bit 2-1	BOREN1:BO	REN0: Brown-o	out Reset Enat	ole bits ⁽²⁾			
	11 = Brown-o	ut Reset enabl	ed in hardware	only (SBORE	N is disabled)		
	10 = Brown-o	ut Reset enabl	ed in hardware	only and disal	oled in Sleep m	ode (SBOREN	is disabled)
	01 = Brown-o	ut Reset enabl	ed and control	led by software	(SBOREN is e	enabled)	
	00 = Brown-o	ut Reset disabl	ed in hardward	e and software			
bit 0	PWRTEN: Po	wer-up Timer E	nable bit ⁽²⁾				
	1 = PWRI dis	abled					
		abigu					
Note 1: Se	e Section 26.1	"DC Characte	eristics: Supp	ly Voltage" for	specifications.		

2: The Power-up Timer is decoupled from Brown-out Reset, allowing these features to be independently controlled.

REGISTER 23-6: CONFIG5L: CONFIGURATION REGISTER 5 LOW (BYTE ADDRESS 300008h)

U-0	U-0	U-0	U-0	R/C-1	R/C-1	R/C-1	R/C-1
_	—	—	—	CP3 ⁽¹⁾	CP2	CP1	CP0
bit 7							bit 0
Legend:							
R = Readable	bit	C = Clearable	bit	U = Unimpler	nented bit, read	as '0'	
-n = Value whe	n device is unp	programmed		u = Unchange	ed from progran	nmed state	
bit 7-4	Unimplemen	ted: Read as ')'				
bit 3	CP3: Code Pr	rotection bit ⁽¹⁾					
	1 = Block 3 (0 0 = Block 3 (0	06000-007FFF 06000-007FFF	h) not code-p h) code-prote	rotected ected			
bit 2	CP2: Code Pr	rotection bit					
	1 = Block 2 (0 0 = Block 2 (0	04000-005FFF 04000-005FFF	h) not code-p h) code-prote	rotected ected			
bit 1	CP1: Code Pr	rotection bit					
	1 = Block 1 (0) 0 = Block 1 (0)	02000-003FFF 02000-003FFF	h) not code-p h) code-prote	rotected ected			
bit 0	CP0: Code Pr	rotection bit					
	1 = Block 0 (0 0 = Block 0 (0	000800-001FFF 000800-001FFF	h) not code-p h) code-prote	rotected ected			

Note 1: Unimplemented in PIC18FX525 devices; maintain this bit set.

REGISTER 23-7: CONFIG5H: CONFIGURATION REGISTER 5 HIGH (BYTE ADDRESS 300009h)

R/C-1	R/C-1	U-0	U-0	U-0	U-0	U-0	U-0
CPD	CPB	—	—	—	—	—	—
bit 7							bit 0

Legend:		
R = Readable bit	C = Clearable bit	U = Unimplemented bit, read as '0'
-n = Value when	device is unprogrammed	u = Unchanged from programmed state

bit 7	CPD: Data EEPROM Code Protection bit
	1 = Data EEPROM not code-protected
	0 = Data EEPROM code-protected
bit 6	CPB: Boot Block Code Protection bit
	 1 = Boot block (000000-0007FFh) not code-protected 0 = Boot block (000000-0007FFh) code-protected

bit 5-0 Unimplemented: Read as '0'

REGISTER 23-14: WDTCON: WATCHDOG TIMER CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
—	—	—	—	—	—	—	SWDTEN ⁽¹⁾
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-1	Unimplemented: Read as '0'
1.11.0	

bit 0 SWDTEN: Software Controlled Watchdog Timer Enable bit⁽¹⁾

- 1 = Watchdog Timer is on
- 0 = Watchdog Timer is off

Note 1: This bit has no effect if the Configuration bit, WDTEN, is enabled.

TABLE 23-2: SUMMARY OF WATCHDOG TIMER REGISTERS

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
RCON	IPEN	SBOREN ⁽¹⁾		RI	TO	PD	POR	BOR	50
WDTCON		—	_				_	SWDTEN	50

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the Watchdog Timer.

Note 1: The SBOREN bit is only available when the BOREN1:BOREN0 Configuration bits = 01; otherwise, it is disabled and reads as '0'. See Section 4.4 "Brown-out Reset (BOR)".

BNOV Branch if Not Overflow							
Synta	ax:	BNOV n					
Operands: $-128 \le n \le 127$							
Oper	Operation: $(PC) + 2 + 2n \rightarrow PC$						
Statu	is Affected:	None					
Enco	oding:	1110	0101 ni	nnn	nnnn		
Desc	ription:	If the Overflow bit is '0', then the program will branch. The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be $PC + 2 + 2n$. This instruction is then a two-cycle instruction.					
Word	ls:						
Cycle	Cycles: 1(2)						
Q C If Ju	ycle Activity: imp:						
	Q1	Q2	Q3		Q4		
	Decode	Read literal 'n'	Process Data	Wi	rite to PC		
	No operation	No operation	No operation	o	No peration		
lf No	o Jump:						
	Q1	Q2	Q3		Q4		
	Decode	Read literal 'n'	Process Data	о	No peration		
<u>Exan</u>	nple:	HERE	BNOV Jum	р			
	Before Instruc PC	tion = ade	dress (HER	E)			
After Instruction If Overflow = 0; PC = address (Jump) If Overflow = 1:							
	PC	= ad	= address (HERE + 2)				

BNZ Branch if Not Zero								
Syntax	:	BNZ n	BNZ n					
Operar	nds:	-128 ≤ n ≤ ′	-128 ≤ n ≤ 127					
Operat	ion:	if Zero bit is (PC) + 2 + 2	s '0', 2n → PC					
Status	Affected:	None						
Encodi	ng:	1110	0001	nnnn	nnnn			
Descriț	ption:	If the Zero bit is '0', then the program will branch. The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a two-cycle instruction.						
Words	:	1						
Cycles	:	1(2)						
Q Cyc If Jum	cle Activity:							
	Q1	Q2	Q3		Q4			
	Decode	Read literal 'n'	Proces Data	ss Wi	rite to PC			
	No operation	No operation	No operati	on o	No peration			
lf No 、	Jump:							
_	Q1	Q2	Q3		Q4			
	Decode	Read literal 'n'	Proces Data	ss I O	No peration			
<u>Examp</u> Bi	efore Instruc PC fter Instructic If Zero PC If Zero EC	HERE tion = ad on = 0; = ad = 1; = 2d	BNZ J dress (HE dress (Ju	ump ERE) ump)	N			

SLEEP	Enter Sle	eep mode			SUBFWB
Syntax:	SLEEP				Syntax:
Operands:	None				Operands:
Operation:	$00h \rightarrow WE$ $0 \rightarrow WDT$ $1 \rightarrow TO,$ $0 \rightarrow PD$	DT, postscaler,			Operation:
Status Affected:	TO, PD				Status Affec
Encoding:	0000	0000 00	000	0011	Encouling.
Description:	The Powe cleared. T is set. Wat postscaler The proce with the os	r-Down status he Time-out s chdog Timer are cleared. ssor is put int scillator stopp	s bit (status and i to Sle	PD) is s bit (TO) ts eep mode	
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1	Q2	Q3	-	Q4	7
Decode	No operation	Process Data		Go to Sleep	
Example:	SLEEP				Words:
Before Instru	ction				Cycles:
<u>10</u> = PD =	? ?				Q Cycle A
After Instructi <u>TO</u> = PD =	on 1† 0				
† If WDT causes	wake-up, this b	oit is cleared.			Example 1:

	a ∈ [0,1]		
Operation:	(W) – (f)	$-(\overline{C}) \rightarrow dest$	
Status Affected:	N, OV, C	DC, Z	
Encoding:	0101	01da f	fff ffff
Description:	Subtract (borrow) method). in W. If 'c' register 'f' If 'a' is '0' selected. to select If 'a' is '0' set is ena operates Addressii $f \le 95$ (5F "Byte-Or Instruction Mode" for	register 'f' and from W (2's ca If 'd' is '0', the I' is '1', the res ' (default). ', the Access I If 'a' is '1', the the GPR bank and the exter abled, this inst in Indexed Lit ng mode when the Sections in Indexed r details.	d Carry flag omplement result is stored in Bank is BSR is used C. Ided instruction ruction eral Offset never on 24.2.3 t-Oriented d Literal Offset
Words:	1		
Cycles:	1		
Q Cycle Activity:			
Q1	Q2	Q3	Q4
Decode	Read register 'f'	Process Data	Write to destination
	l'égiétét i	2414	dootmation
Evample 1.	CITDEMD	DEC 1	\cap
Example 1: Before Instruc	SUBFWB	REG, 1,	0
Example 1: Before Instruc REG	SUBFWB ction = 3 - 2	REG, 1,	0
Example 1: Before Instruc REG W C	SUBFWB ction = 3 = 2 = 1	REG, 1,	0
Example 1: Before Instruct REG W C After Instructi REG	SUBFWB ction = 3 = 2 = 1 on = FF	REG, 1,	0
Example 1: Before Instruct W C After Instructi REG W	SUBFWB ction = 3 = 2 = 1 on = FF = 2	REG, 1,	0
Example 1: Before Instruct W C After Instructi REG W C Z	SUBFWB ction = 3 = 2 = 1 on = = 2 = 0 = 0 = 0	REG, 1,	0
Example 1: Before Instruct REG W C After Instructi REG W C Z N	SUBFWB ction = 3 = 2 = 1 on = FF = 2 = 0 = 0 = 1; r	REG, 1,	ve
Example 1: Before Instruct W C After Instructi REG W C Z N Example 2: Before Instruct	SUBFWB ction = 3 = 2 = 1 on = FF = 2 = 0 = 0 = 1; r SUBFWB	REG, 1, esult is negati REG, 0,	0 ve 0
Example 1: Before Instruct REG W C After Instructi REG W C Z N Example 2: Before Instruct REG	SUBFWB ction = 3 = 2 = 1 on = FF = 2 = 0 = 0 = 1; r SUBFWB ction = 2	REG, 1, esult is negati REG, 0,	0 ve 0
Example 1: Before Instruct REG W After Instructi REG W C Z N Example 2: Before Instruc REG W C	SUBFWB ction = 3 = 2 = 1 on = FF = 2 = 0 = 1; r SUBFWB ction = 2 = 1 = 1 = 5 = 1	REG, 1, esult is negati REG, 0,	0 ve 0
Example 1: Before Instruct REG W C After Instructi REG W C Example 2: Before Instruct REG W C After Instructi	$\begin{array}{rrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrr$	REG,1, esult is negati REG,0,	0 ve 0
Example 1: Before Instruct REG W C After Instructi REG W C Z N Example 2: Before Instruct REG W C After Instructi REG W	$\begin{array}{rrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrr$	REG, 1, esult is negati REG, 0,	0 ve 0
Example 1: Before Instruct REG W C After Instructi REG W C Example 2: Before Instructi REG W C After Instructi REG W C	$\begin{array}{rrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrr$	REG, 1, esult is negati REG, 0,	0 ve 0
Example 1: Before Instruct REG W C After Instructi REG W C Example 2: Before Instruct REG W C After Instructi REG W C After Instructi REG W C	$\begin{array}{rrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrr$	REG, 1, esult is negati REG, 0,	0 ve 0
Example 1: Before Instruct REG W C After Instructi REG W C Example 2: Before Instruct REG W C After Instructi REG W C After Instructi REG W C After Instructi REG W C	SUBFWB ction = 3 = 2 = 1 on = FF = 2 = 0 = 0 = 1;r SUBFWB ction = 2 = 3 = 1 = 0 = 0;r SUBFWB	REG, 1, esult is negati REG, 0, esult is positiv REG, 1,	0 ve 0
Example 1: Before Instruct REG W C After Instructi REG W C Z N Example 2: Before Instructi REG W C After Instructi REG W C After Instructi REG W C S After Instructi REG W C S Before Instructi REG W C S After Instructi REG W C S After Instructi REG C S S S S S S S S S S S S S S S S S S	SUBFWB ction = 3 = 2 = 1 on = = 0 = 0 = 0 = 1 on = SUBFWB ction = 2 = 1 on = = 1 on = = 1 on = = 1 on = = 0 = 0 = 0 = 0 = 0 = 0 SUBFWB ction	REG, 1, esult is negati REG, 0, esult is positiv REG, 1,	0 ve 0
Example 1: Before Instruct REG W C After Instructi REG W C Z N Example 2: Before Instructi REG W C After Instructi REG W C Z N Example 3: Before Instructi REG W C Z N	$\begin{array}{rrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrr$	REG, 1, esult is negati REG, 0, esult is positiv REG, 1,	0 ve 0
Example 1: Before Instruct REG W C After Instructi REG W C After Instructi REG W C After Instructi REG W C After Instructi REG W C After Instructi REG W C After Instructi REG W C After Instructi	SUBFWB ction = 3 = 2 = 1 on = = 0 = 0 = 1 on = = 0 = 1 on = = 2 = 1 on = = 2 = 1 = 0 = 0 = 0 = 1 = 0 = 1 = 2 = 0 = 1 = 2 = 0 on =	REG, 1, esult is negati REG, 0, esult is positiv REG, 1,	0 ve 0
Example 1: Before Instruct REG W C After Instructi REG W C After Instructi REG W C After Instructi REG W C Z N Example 3: Before Instruct REG W C After Instructi REG W C After Instructi REG W C After Instructi REG	SUBFWB ction = 3 = 2 = 1 on = = 0 = 0 = 0 = 1 on = SUBFWB ction 2 = 1 on 2 = 1 on 2 = 0 = 0 = 0 = 0 = 1 = 0 = 1 = 2 = 0 on 2 = 0 on 1 = 2 = 0 on 2 = 0 on 2 = 0 on 0	REG, 1, esult is negati REG, 0, esult is positiv REG, 1,	0 ve 0
Example 1: Before Instruct REG W C After Instructi REG W C After Instructi REG W C After Instructi REG W C After Instructi REG W C After Instructi REG W C After Instructi REG W C	$\begin{array}{rrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrr$	REG, 1, esult is negati REG, 0, esult is positiv REG, 1,	0 ve 0
Example 1: Before Instruct REG W C After Instructi REG W C After Instructi REG W C After Instructi REG W C Z N Example 3: Before Instruct REG W C After Instructi REG W C Z N	$\begin{array}{rcl} \text{SUBFWB} \\ \text{ction} & = & 3 \\ & = & 2 \\ & = & 1 \\ \text{on} & = & \text{FF} \\ & = & 2 \\ & = & 0 \\ & = & 0 \\ & = & 0 \\ & = & 1 \\ & \text{subFWB} \\ \text{ction} & = & 2 \\ & = & 1 \\ & = & 0 \\ & = & 0 \\ & \text{subFWB} \\ \text{ction} & = & 1 \\ & = & 0 \\ & = & 0 \\ & \text{subFWB} \\ \text{ction} & = & 1 \\ & = & 0 \\ & = & 0 \\ & = & 0 \\ & = & 0 \\ & = & 0 \\ & = & 0 \\ & = & 0 \\ & = & 0 \\ & = & 0 \\ & = & 0 \\ & = & 0 \\ & = & 0 \\ & = & 1 \\ & = & 0 \\ & = & 0 \\ & = & 1 \\ & = & 0 \\ & = & 0 \\ & = & 1 \\ & = & 0 \\ & = & 0 \\ & = & 1 \\ & = & 0 \\ & = & 0 \\ & = & 1 \\ & = & 0 \\ & = & 0 \\ & = & 1 \\ & = & 0 \\ & = & 1 \\ & = & 0 \\ & = & 1 \\ & = & 0 \\ & = & 0 \\ & = & 1 \\ & = & 0 \\ & = & 0 \\ & = & 1 \\ & = & 0 \\ & = & 0 \\ & = & 1 \\ & = & 1 \\ & = & 0 \\ & = & 1 \\ & = & 1 \\ & = & 0 \\ & = & 1 \\ & = & 1 \\ & = & 0 \\ & = & 1$	REG, 1, esult is negati REG, 0, esult is positiv REG, 1, esult is zero	0 ve 0

Subtract f from W with Borrow

SUBFWB f {,d {,a}}

 $\begin{array}{l} 0 \leq f \leq 255 \\ d \, \in \, [0,1] \end{array}$

26.2 DC Characteristics: Power-Down an

Power-Down and Supply Current PIC18F2525/2620/4525/4620 (Industrial) PIC18LF2525/2620/4525/4620 (Industrial) (Continued)

PIC18LF2 (Indust	525/2620/4525/4620 trial)	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial						
PIC18F25 (Indust	25/2620/4525/4620 trial, Extended)	$\begin{array}{llllllllllllllllllllllllllllllllllll$					t ed) strial ended	
Param No.	Device	Тур	Max	Units	Conditions			
	Supply Current (IDD) ⁽²⁾							
	PIC18LFX525/X620	10	25	μΑ	-40°C ⁽³⁾			
		11	21	μΑ	+25°C	VDD = 2.0V		
		12	25	μA	+85°C			
	PIC18LFX525/X620	42	57	μΑ	-40°C ⁽³⁾		Fosc = 32 kHz ⁽³⁾ (SEC_RUN mode,	
		33	45	μΑ	+25°C	VDD = 3.0V		
		29	45	μΑ	+85°C		Timer1 as clock)	
	All devices	105	150	μA	-40°C ⁽³⁾			
		81	130	μA	+25°C	VDD = 5.0V		
		67	130	μA	+85°C			
	PIC18LFX525/X620	3.0	12	μA	-40°C ⁽³⁾	_		
		3.0	6	μA	+25°C	VDD = 2.0V		
		3.7	10	μA	+85°C			
	PIC18LFX525/X620	5.0	15	μΑ	-40°C ⁽³⁾		Fosc = 32 kHz ⁽³⁾	
		5.4	10	μΑ	+25°C	VDD = 3.0V	(SEC_IDLE mode,	
		6.3	15	μΑ	+85°C		l'imer1 as clock)	
	All devices	8.5	25	μΑ	-40°C ⁽³⁾			
		9.0	20	μΑ	+25°C	VDD = 5.0V		
		10.5	30	μA	+85°C			

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSs and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD or VSS;

- MCLR = VDD; WDT enabled/disabled as specified.
- **3:** When operation below -10°C is expected, use T1OSC High-Power mode, where LPT1OSC (CONFIG3H<2>) = 0. When operation will always be above -10°C, then the low-power Timer1 oscillator may be selected.
- 4: BOR and HLVD enable internal band gap reference. With both modules enabled, current consumption will be less than the sum of both specifications.

Param No.	Symbol	Characteristic		Min	Max	Units	Conditions
70	TssL2scH, TssL2scL	$\overline{SS} \downarrow$ to SCK \downarrow or SCK \uparrow Input		3 Тсү	—	ns	
71	TscH	SCK Input High Time	Continuous	1.25 Tcy + 30	_	ns	
71A		(Slave mode)	Single Byte	40		ns	(Note 1)
72	TscL	SCK Input Low Time	Continuous	1.25 Tcy + 30		ns	
72A		(Slave mode)	Single Byte	40		ns	(Note 1)
73	TdiV2scH, TdiV2scL	Setup Time of SDI Data Input to SCK E	20	_	ns		
73A	Tb2b	Last Clock Edge of Byte 1 to the First Cloc	1.5 Tcy + 40	_	ns	(Note 2)	
74	TscH2diL, TscL2diL	Hold Time of SDI Data Input to SCK Ed	ge	40	—	ns	
75	TdoR	SDO Data Output Rise Time	PIC18FXXXX		25	ns	
			PIC18LFXXXX		45	ns	VDD = 2.0V
76	TdoF	SDO Data Output Fall Time		—	25	ns	
77	TssH2doZ	\overline{SS} \uparrow to SDO Output High-Impedance		10	50	ns	
78	TscR	SCK Output Rise Time (Master mode)	PIC18FXXXX	—	25	ns	
			PIC18LFXXXX		45	ns	VDD = 2.0V
79	TscF	SCK Output Fall Time (Master mode)		—	25	ns	
80	TscH2doV,	SDO Data Output Valid after SCK Edge	PIC18FXXXX	—	50	ns	
	TscL2doV		PIC18LFXXXX		100	ns	VDD = 2.0V
83	TscH2ssH, TscL2ssH	SS ↑ after SCK edge		1.5 Tcy + 40	—	ns	

TABLE 26-16: EXAMPLE SPI MODE REQUIREMENTS (SLAVE MODE TIMING, CKE = 0)

Note 1: Requires the use of Parameter #73A.

2: Only if Parameter #71A and #72A are used.



TABLE 26-18:	I ² C™ BUS	START/STOP	BITS REQUIREMENTS	(SLAVE MODE)
--------------	-----------------------	------------	--------------------------	--------------

Param. No.	Symbol	Characteristic		Min	Max	Units	Conditions
90	TSU:STA	Start Condition	100 kHz mode	4700	—	ns	Only relevant for Repeated
		Setup Time	400 kHz mode	600			Start condition
91	THD:STA	Start Condition	100 kHz mode	4000		ns	After this period, the first
		Hold Time	400 kHz mode	600			clock pulse is generated
92	Tsu:sto	Stop Condition	100 kHz mode	4700		ns	
		Setup Time	400 kHz mode	600			
93	THD:STO	Stop Condition	100 kHz mode	4000		ns	
		Hold Time	400 kHz mode	600			

FIGURE 26-18: I²C[™] BUS DATA TIMING



FIGURE 27-9: TYPICAL WDT CURRENT vs. VDD ACROSS TEMPERATURE (WDT DELTA CURRENT IN SLEEP MODE)



FIGURE 27-10: MAXIMUM WDT CURRENT vs. VDD ACROSS TEMPERATURE (WDT DELTA CURRENT IN SLEEP MODE)

28.1 Package Marking Information (Continued)

NOTES: