

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	40MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, HLVD, POR, PWM, WDT
Number of I/O	36
Program Memory Size	64KB (32K x 16)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	3.8K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.5V
Data Converters	A/D 13x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-TQFP
Supplier Device Package	44-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18lf4620t-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

NOTES:

Pin	Function	TRIS Setting	I/O	I/O Type	Description
RC0/T1OSO/	RC0	0	0	DIG	LATC<0> data output.
T13CKI		1	Ι	ST	PORTC<0> data input.
	T1OSO	x	0	ANA	Timer1 oscillator output; enabled when Timer1 oscillator enabled. Disables digital I/O.
	T13CKI	1	I	ST	Timer1/Timer3 counter input.
RC1/T1OSI/CCP2	RC1	0	0	DIG	LATC<1> data output.
		1	I	ST	PORTC<1> data input.
	T1OSI	x	Ι	ANA	Timer1 oscillator input; enabled when Timer1 oscillator enabled. Disables digital I/O.
	CCP2 ⁽¹⁾	0	0	DIG	CCP2 compare and PWM output; takes priority over port data.
		1	Ι	ST	CCP2 capture input.
RC2/CCP1/P1A	RC2	0	0	DIG	LATC<2> data output.
		1	Ι	ST	PORTC<2> data input.
	CCP1	0	0	DIG	ECCP1 compare or PWM output; takes priority over port data.
		1	Ι	ST	ECCP1 capture input.
	P1A ⁽²⁾	0	0	DIG	ECCP1 Enhanced PWM output, channel A. May be configured for tri-state during Enhanced PWM shutdown events. Takes priority over port data.
RC3/SCK/SCL	RC3	0	0	DIG	LATC<3> data output.
		1	Ι	ST	PORTC<3> data input.
	SCK	0	0	DIG	SPI clock output (MSSP module); takes priority over port data.
		1	Ι	ST	SPI clock input (MSSP module).
	SCL	0	0	DIG	I ² C [™] clock output (MSSP module); takes priority over port data.
		1		I ² C/SMB	I ² C clock input (MSSP module); input type depends on module setting.
RC4/SDI/SDA	RC4	0	0	DIG	LATC<4> data output.
		1	Ι	ST	PORTC<4> data input.
	SDI	1	Ι	ST	SPI data input (MSSP module).
	SDA	0	0	DIG	I ² C data output (MSSP module); takes priority over port data.
		1	Ι	I ² C/SMB	I ² C data input (MSSP module); input type depends on module setting.
RC5/SDO	RC5	0	0	DIG	LATC<5> data output.
		1	Ι	ST	PORTC<5> data input.
	SDO	0	0	DIG	SPI data output (MSSP module); takes priority over port data.
RC6/TX/CK	RC6	0	0	DIG	LATC<6> data output.
		1	Ι	ST	PORTC<6> data input.
	ТХ	0	0	DIG	Asynchronous serial transmit data output (EUSART module); takes priority over port data. User must configure as output.
	СК	0	0	DIG	Synchronous serial clock output (EUSART module); takes priority over port data.
		1	Ι	ST	Synchronous serial clock input (EUSART module).
RC7/RX/DT	RC7	0	0	DIG	LATC<7> data output.
		1	Ι	ST	PORTC<7> data input.
	RX	1	Ι	ST	Asynchronous serial receive data input (EUSART module).
	DT	0	0	DIG	Synchronous serial data output (EUSART module); takes priority over port data.
		1	Ι	ST	Synchronous serial data input (EUSART module). User must configure as an input.
Logondy DIC -			1 _ TTI	input buff	The Committee Trigger input huffers ANA Angles lovel input

TABLE 9-5: PORTC I/O SUMMARY

Legend: DIG = Digital level output; TTL = TTL input buffer; ST = Schmitt Trigger input buffer; ANA = Analog level input/output; $I^{2}C/SMB = I^{2}C/SMB$ us input buffer; x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

Note 1: Default assignment for CCP2 when the CCP2MX Configuration bit is set. Alternate assignment is RB3.

2: Enhanced PWM output is available only on PIC18F4525/4620 devices.

NOTES:

In addition to the expanded range of modes available through the CCP1CON and ECCP1AS registers, the ECCP module has an additional register associated with Enhanced PWM operation and auto-shutdown features; it is:

• PWM1CON (PWM Configuration)

16.1 ECCP Outputs and Configuration

The Enhanced CCP module may have up to four PWM outputs, depending on the selected operating mode. These outputs, designated P1A through P1D, are multiplexed with I/O pins on PORTC and PORTD. The outputs that are active depend on the CCP operating mode selected. The pin assignments are summarized in Table 16-1.

To configure the I/O pins as PWM outputs, the proper PWM mode must be selected by setting the P1M1:P1M0 and CCP1M3:CCP1M0 bits. The appropriate TRISC and TRISD direction bits for the port pins must also be set as outputs.

16.1.1 ECCP MODULES AND TIMER RESOURCES

Like the standard CCP modules, the ECCP module can utilize Timers 1, 2 or 3, depending on the mode selected. Timer1 and Timer3 are available for modules in Capture or Compare modes, while Timer2 is available for modules in PWM mode. Interactions between the standard and Enhanced CCP modules are identical to those described for standard CCP modules. Additional details on timer resources are provided in **Section 15.1.1 "CCP Modules and Timer Resources"**.

16.2 Capture and Compare Modes

Except for the operation of the Special Event Trigger discussed below, the Capture and Compare modes of the ECCP module are identical in operation to that of CCP2. These are discussed in detail in **Section 15.2 "Capture Mode"** and **Section 15.3 "Compare Mode"**. No changes are required when moving between 28-pin and 40/44-pin devices.

16.2.1 SPECIAL EVENT TRIGGER

The Special Event Trigger output of ECCP1 resets the TMR1 or TMR3 register pair, depending on which timer resource is currently selected. This allows the CCPR1 register to effectively be a 16-bit programmable period register for Timer1 or Timer3.

16.3 Standard PWM Mode

When configured in Single Output mode, the ECCP module functions identically to the standard CCP module in PWM mode, as described in **Section 15.4** "**PWM Mode**". This is also sometimes referred to as "Compatible CCP" mode, as in Table 16-1.

Note: When setting up single output PWM operations, users are free to use either of the processes described in Section 15.4.4 "Setup for PWM Operation" or Section 16.4.9 "Setup for PWM Operation". The latter is more generic and will work for either single or multi-output PWM.

ECCP Mode	CCP1CON Configuration	RC2	RD5	RD6	RD7			
All 40/44-pin devices:								
Compatible CCP	00xx 11xx	CCP1	RD5/PSP5	RD6/PSP6	RD7/PSP7			
Dual PWM	10xx 11xx	P1A	P1B	RD6/PSP6	RD7/PSP7			
Quad PWM	x1xx 11xx	P1A	P1B	P1C	P1D			

TABLE 16-1: PIN ASSIGNMENTS FOR VARIOUS ECCP1 MODES

Legend: x = Don't care. Shaded cells indicate pin assignments not used by ECCP1 in a given mode.

16.4.4 HALF-BRIDGE MODE

In the Half-Bridge Output mode, two pins are used as outputs to drive push-pull loads. The PWM output signal is output on the P1A pin, while the complementary PWM output signal is output on the P1B pin (Figure 16-4). This mode can be used for half-bridge applications, as shown in Figure 16-5, or for full-bridge applications where four power switches are being modulated with two PWM signals.

In Half-Bridge Output mode, the programmable deadband delay can be used to prevent shoot-through current in half-bridge power devices. The value of bits, PDC6:PDC0, sets the number of instruction cycles before the output is driven active. If the value is greater than the duty cycle, the corresponding output remains inactive during the entire cycle. See **Section 16.4.6 "Programmable Dead-Band Delay"** for more details of the dead-band delay operations.

Since the P1A and P1B outputs are multiplexed with the PORTC<2> and PORTD<5> data latches, the TRISC<2> and TRISD<5> bits must be cleared to configure P1A and P1B as outputs.

FIGURE 16-4: HALF-BRIDGE PWM OUTPUT



FIGURE 16-5: EXAMPLES OF HALF-BRIDGE OUTPUT MODE APPLICATIONS



16.4.7.1 Auto-Shutdown and Automatic Restart

The auto-shutdown feature can be configured to allow automatic restarts of the module following a shutdown event. This is enabled by setting the PRSEN bit of the PWM1CON register (PWM1CON<7>).

In Shutdown mode with PRSEN = 1 (Figure 16-10), the ECCPASE bit will remain set for as long as the cause of the shutdown continues. When the shutdown condition clears, the ECCP1ASE bit is cleared. If PRSEN = 0 (Figure 16-11), once a shutdown condition occurs, the ECCPASE bit will remain set until it is cleared by firmware. Once ECCPASE is cleared, the Enhanced PWM will resume at the beginning of the next PWM period.

Note:	Writing to the ECCPASE bit is disabled
	while a shutdown condition is active.

Independent of the PRSEN bit setting, if the autoshutdown source is one of the comparators, the shutdown condition is a level. The ECCPASE bit cannot be cleared as long as the cause of the shutdown persists.

The Auto-Shutdown mode can be forced by writing a '1' to the ECCPASE bit.

16.4.8 START-UP CONSIDERATIONS

When the ECCP module is used in the PWM mode, the application hardware must use the proper external pullup and/or pull-down resistors on the PWM output pins. When the microcontroller is released from Reset, all of the I/O pins are in the high-impedance state. The external circuits must keep the power switch devices in the off state until the microcontroller drives the I/O pins with the proper signal levels, or activates the PWM output(s).

The CCP1M1:CCP1M0 bits (CCP1CON<1:0>) allow the user to choose whether the PWM output signals are active-high or active-low for each pair of PWM output pins (P1A/P1C and P1B/P1D). The PWM output polarities must be selected before the PWM pins are configured as outputs. Changing the polarity configuration while the PWM pins are configured as outputs is not recommended, since it may result in damage to the application circuits.

The P1A, P1B, P1C and P1D output latches may not be in the proper states when the PWM module is initialized. Enabling the PWM pins for output at the same time as the ECCP module may cause damage to the application circuit. The ECCP module must be enabled in the proper output mode and complete a full PWM cycle before configuring the PWM pins as outputs. The completion of a full PWM cycle is indicated by the TMR2IF bit being set as the second PWM period begins.

FIGURE 16-10: PWM AUTO-SHUTDOWN (PRSEN = 1, AUTO-RESTART ENABLED)



FIGURE 16-11: PWM AUTO-SHUTDOWN (PRSEN = 0, AUTO-RESTART DISABLED)



16.4.9 SETUP FOR PWM OPERATION

The following steps should be taken when configuring the ECCP module for PWM operation:

- 1. Configure the PWM pins, P1A and P1B (and P1C and P1D, if used), as inputs by setting the corresponding TRIS bits.
- 2. Set the PWM period by loading the PR2 register.
- 3. If auto-shutdown is required, do the following:
 - Disable auto-shutdown (ECCP1AS = 0)
 - Configure source (FLT0, Comparator 1 or Comparator 2)
 - Wait for non-shutdown condition
- Configure the ECCP module for the desired PWM mode and configuration by loading the CCP1CON register with the appropriate values:
 - Select one of the available output configurations and direction with the P1M1:P1M0 bits.
 - Select the polarities of the PWM output signals with the CCP1M3:CCP1M0 bits.
- 5. Set the PWM duty cycle by loading the CCPR1L register and CCP1CON<5:4> bits.
- 6. For Half-Bridge Output mode, set the deadband delay by loading PWM1CON<6:0> with the appropriate value.
- 7. If auto-shutdown operation is required, load the ECCP1AS register:
 - Select the auto-shutdown sources using the ECCPAS2:ECCPAS0 bits.
 - Select the shutdown states of the PWM output pins using the PSSAC1:PSSAC0 and PSSBD1:PSSBD0 bits.
 - Set the ECCPASE bit (ECCP1AS<7>).
 - Configure the comparators using the CMCON register.
 - Configure the comparator inputs as analog inputs.
- 8. If auto-restart operation is required, set the PRSEN bit (PWM1CON<7>).
- 9. Configure and start TMR2:
 - Clear the TMR2 interrupt flag bit by clearing the TMR2IF bit (PIR1<1>).
 - Set the TMR2 prescale value by loading the T2CKPS bits (T2CON<1:0>).
 - Enable Timer2 by setting the TMR2ON bit (T2CON<2>).
- 10. Enable PWM outputs after a new PWM cycle has started:
 - Wait until TMRx overflows (TMRxIF bit is set).
 - Enable the CCP1/P1A, P1B, P1C and/or P1D pin outputs by clearing the respective TRIS bits.
 - Clear the ECCPASE bit (ECCP1AS<7>).

16.4.10 OPERATION IN POWER-MANAGED MODES

In Sleep mode, all clock sources are disabled. Timer2 will not increment and the state of the module will not change. If the ECCP pin is driving a value, it will continue to drive that value. When the device wakes up, it will continue from this state. If Two-Speed Start-ups are enabled, the initial start-up frequency from INTOSC and the postscaler may not be stable immediately.

In PRI_IDLE mode, the primary clock will continue to clock the ECCP module without change. In all other power-managed modes, the selected power-managed mode clock will clock Timer2. Other power-managed mode clocks will most likely be different than the primary clock frequency.

16.4.10.1 Operation with Fail-Safe Clock Monitor

If the Fail-Safe Clock Monitor is enabled, a clock failure will force the device into the power-managed RC_RUN mode and the OSCFIF bit (PIR2<7>) will be set. The ECCP will then be clocked from the internal oscillator clock source, which may have a different clock frequency than the primary clock.

See the previous section for additional details.

16.4.11 EFFECTS OF A RESET

Both Power-on Reset and subsequent Resets will force all ports to Input mode and the CCP registers to their Reset states.

This forces the Enhanced CCP module to reset to a state compatible with the standard CCP module.

17.3.6 SLAVE MODE

In Slave mode, the data is transmitted and received as the external clock pulses appear on SCK. When the last bit is latched, the SSPIF interrupt flag bit is set.

Before enabling the module in SPI Slave mode, the clock line must match the proper Idle state. The clock line can be observed by reading the SCK pin. The Idle state is determined by the CKP bit (SSPCON1<4>).

While in Slave mode, the external clock is supplied by the external clock source on the SCK pin. This external clock must meet the minimum high and low times as specified in the electrical specifications.

While in Sleep mode, the slave can transmit/receive data. When a byte is received, the device will wake-up from Sleep.

17.3.7 SLAVE SELECT SYNCHRONIZATION

The \overline{SS} pin allows a Synchronous Slave mode. The SPI operation must be in Slave mode with the \overline{SS} pin control enabled (SSPCON1<3:0> = 04h). When the \overline{SS} pin is low, transmission and reception are enabled and the

SDO pin is driven. When the \overline{SS} pin goes high, the SDO pin is no longer driven, even if in the middle of a transmitted byte and becomes a floating output. External pull-up/pull-down resistors may be desirable depending on the application.

Note 1:	When	the SPI	interfa	ace is in Sla	ave mode
	with	SS	pin	control	enabled
	(SSPC	ON1<3	:0> =	0100), the	SPI mod-
	ule will	reset if	the S	S pin is set	to VDD.

2: If the SPI interface is used in Slave mode with CKE set, then the SS pin control must be enabled.

When the SPI module resets, the bit counter is forced to '0'. This can be done by either forcing the \overline{SS} pin to a high level or clearing the SSPEN bit.

To emulate two-wire communication, the SDO pin can be connected to the SDI pin. When the SPI needs to operate as a receiver, the SDO pin can be configured as an input. This disables transmissions from the SDO. The SDI can always be left as an input (SDI function) since it cannot create a bus conflict.

FIGURE 17-4: SLAVE SYNCHRONIZATION WAVEFORM



17.4 I²C Mode

The MSSP module in I^2C mode fully implements all master and slave functions (including general call support) and provides interrupts on Start and Stop bits in hardware to determine a free bus (multi-master function). The MSSP module implements the standard mode specifications, as well as 7-bit and 10-bit addressing.

Two pins are used for data transfer:

- Serial clock (SCL) RC3/SCK/SCL
- Serial data (SDA) RC4/SDI/SDA

The user must configure these pins as inputs or outputs through the TRISC<4:3> bits.

FIGURE 17-7: MSSP BLOCK DIAGRAM (I²C™ MODE)

17.4.1 REGISTERS

The MSSP module has six registers for $\mathsf{I}^2\mathsf{C}$ operation. These are:

- MSSP Control Register 1 (SSPCON1)
- MSSP Control Register 2 (SSPCON2)
- MSSP Status Register (SSPSTAT)
- Serial Receive/Transmit Buffer Register (SSPBUF)
- MSSP Shift Register (SSPSR) Not directly accessible
- MSSP Address Register (SSPADD)

SSPCON1, SSPCON2 and SSPSTAT are the control and status registers in I^2C mode operation. The SSPCON1 and SSPCON2 registers are readable and writable. The lower 6 bits of the SSPSTAT are read-only. The upper two bits of the SSPSTAT are read/write.

SSPSR is the shift register used for shifting data in or out. SSPBUF is the buffer register to which data bytes are written to or read from.

SSPADD register holds the slave device address when the MSSP is configured in I²C Slave mode. When the MSSP is configured in Master mode, the lower seven bits of SSPADD act as the Baud Rate Generator reload value.

In receive operations, SSPSR and SSPBUF together create a double-buffered receiver. When SSPSR receives a complete byte, it is transferred to SSPBUF and the SSPIF interrupt is set.

During transmission, the SSPBUF is not doublebuffered. A write to SSPBUF will write to both SSPBUF and SSPSR.

18.1 Baud Rate Generator (BRG)

The BRG is a dedicated 8-bit or 16-bit generator that supports both the Asynchronous and Synchronous modes of the EUSART. By default, the BRG operates in 8-bit mode; setting the BRG16 bit (BAUDCON<3>) selects 16-bit mode.

The SPBRGH:SPBRG register pair controls the period of a free-running timer. In Asynchronous mode, bits, BRGH (TXSTA<2>) and BRG16 (BAUDCON<3>), also control the baud rate. In Synchronous mode, BRGH is ignored. Table 18-1 shows the formula for computation of the baud rate for different EUSART modes which only apply in Master mode (internally generated clock).

Given the desired baud rate and FOSC, the nearest integer value for the SPBRGH:SPBRG registers can be calculated using the formulas in Table 18-1. From this, the error in baud rate can be determined. An example calculation is shown in Example 18-1. Typical baud rates and error values for the various Asynchronous modes are shown in Table 18-2. It may be advantageous to use the high baud rate (BRGH = 1) or the 16-bit BRG to reduce the baud rate error, or achieve a slow baud rate for a fast oscillator frequency.

Writing any value (even the same value) to the SPBRGH:SPBRG registers immediately reloads the BRG timer. This may corrupt a transmission or reception already in progress. This ensures the BRG does not wait for a timer overflow before outputting the new baud rate.

18.1.1 OPERATION IN POWER-MANAGED MODES

The device clock is used to generate the desired baud rate. When one of the power-managed modes is entered, the new clock source may be operating at a different frequency. This may require an adjustment to the value in the SPBRG register pair.

18.1.2 SAMPLING

The data on the RX pin is sampled three times by a majority detect circuit to determine if a high or a low level is present at the RX pin when SYNC is clear or when BRG16 and BRGH are both not set. The data on the RX pin is sampled once when SYNC is set or when BRGH16 and BRGH are both set.

C	onfiguration B	lits		Doud Data Formula
SYNC	BRG16	BRGH	BRG/EUSART Mode	Baud Rate Formula
0	0	0	8-bit/Asynchronous	Fosc/[64 (n + 1)]
0	0	1	8-bit/Asynchronous	
0	1	0	16-bit/Asynchronous	FUSC/[16 (II + 1)]
0	1	1	16-bit/Asynchronous	
1	0	x	8-bit/Synchronous	Fosc/[4 (n + 1)]
1	1	x	16-bit/Synchronous]

TABLE 18-1: BAUD RATE FORMULAS

Legend: x = Don't care, n = value of SPBRGH:SPBRG register pair

23.0 SPECIAL FEATURES OF THE CPU

PIC18F2525/2620/4525/4620 devices include several features intended to maximize reliability and minimize cost through elimination of external components. These are:

- Oscillator Selection
- Resets:
 - Power-on Reset (POR)
 - Power-up Timer (PWRT)
 - Oscillator Start-up Timer (OST)
 - Brown-out Reset (BOR)
- Interrupts
- Watchdog Timer (WDT)
- Fail-Safe Clock Monitor
- Two-Speed Start-up
- Code Protection
- ID Locations
- In-Circuit Serial Programming

The oscillator can be configured for the application depending on frequency, power, accuracy and cost. All of the options are discussed in detail in **Section 2.0 "Oscillator Configurations"**.

A complete discussion of device Resets and interrupts is available in previous sections of this data sheet.

In addition to their Power-up and Oscillator Start-up Timers provided for Resets, PIC18F2525/2620/4525/ 4620 devices have a Watchdog Timer, which is either permanently enabled via the Configuration bits or software controlled (if configured as disabled). The inclusion of an internal RC oscillator also provides the additional benefits of a Fail-Safe Clock Monitor (FSCM) and Two-Speed Start-up. FSCM provides for background monitoring of the peripheral clock and automatic switchover in the event of its failure. Two-Speed Start-up enables code to be executed almost immediately on start-up, while the primary clock source completes its start-up delays.

All of these features are enabled and configured by setting the appropriate Configuration register bits.

23.1 Configuration Bits

The Configuration bits can be programmed (read as '0') or left unprogrammed (read as '1') to select various device configurations. These bits are mapped starting at program memory location 300000h.

The user will note that address 300000h is beyond the user program memory space. In fact, it belongs to the configuration memory space (300000h-3FFFFFh), which can only be accessed using table reads and table writes.

Programming the Configuration registers is done in a manner similar to programming the Flash memory. The WR bit in the EECON1 register starts a self-timed write to the Configuration register. In normal operation mode, a TBLWT instruction, with the TBLPTR pointing to the Configuration register, sets up the address and the data for the Configuration register write. Setting the WR bit starts a long write to the Configuration register. The Configuration registers are written a byte at a time. To write or erase a configuration cell, a TBLWT instruction can write a '1' or a '0' into the cell. For additional details on Flash programming, refer to Section 7.5 "Writing to Flash Program Memory".

File	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default/ Unprogrammed Value
300001h	CONFIG1H	IESO	FCMEN	_	_	FOSC3	FOSC2	FOSC1	FOSC0	00 0111
300002h	CONFIG2L	—	_	_	BORV1	BORV0	BOREN1	BOREN0	PWRTEN	1 1111
300003h	CONFIG2H	—	_		WDTPS3	WDTPS2	WDTPS1	WDTPS0	WDTEN	1 1111
300005h	CONFIG3H	MCLRE	_	_	_	-	LPT1OSC	PBADEN	CCP2MX	1011
300006h	CONFIG4L	DEBUG	XINST	—	—	—	LVP	—	STVREN	101-1
300008h	CONFIG5L	_	—	_	_	CP3 ⁽¹⁾	CP2	CP1	CP0	1111
300009h	CONFIG5H	CPD	CPB	_			—	_	—	11
30000Ah	CONFIG6L	—	_	_		WRT3 ⁽¹⁾	WRT2	WRT1	WRT0	1111
30000Bh	CONFIG6H	WRTD	WRTB	WRTC			—	_	—	111
30000Ch	CONFIG7L	—	_			EBTR3 ⁽¹⁾	EBTR2	EBTR1	EBTR0	1111
30000Dh	CONFIG7H	_	EBTRB	_	_	_	_	_	_	-1
3FFFFEh	DEVID1	DEV2	DEV1	DEV0	REV4	REV3	REV2	REV1	REV0	xxxx xxxx(2)
3FFFFFh	DEVID2	DEV10	DEV9	DEV8	DEV7	DEV6	DEV5	DEV4	DEV3	0000 1100(2)

TABLE 23-1: CONFIGURATION BITS AND DEVICE IDs

Legend: x = unknown, u = unchanged, - = unimplemented. Shaded cells are unimplemented, read as '0'.

Note 1: Unimplemented in PIC18FX525 devices; maintain this bit set.

2: See Register 23-12 and Register 23-13 for DEVID1 values. DEVID registers are read-only and cannot be programmed by the user.

CLRF	Clear f	CLRWDT	Clear Wat	tchdog Tir	ner		
Syntax:	CLRF f {,a}	Syntax:	CLRWDT				
Operands:	$0 \le f \le 255$	Operands:	None				
	a ∈ [0,1]	Operation:	$000h \rightarrow Wl$	DT,			
Operation:	$\begin{array}{l} 000h \rightarrow f, \\ 1 \rightarrow Z \end{array}$		$\begin{array}{c} 000h \rightarrow WI \\ 1 \rightarrow \overline{TO}, \\ 1 \end{array}$	DT postscale	er,		
Status Affected:	Z	0	$1 \rightarrow PD$				
Encoding:	0110 101a ffff ffff	Status Affected:	TO, PD				
Description:	Clears the contents of the specified	Encoding:	0000	0000 0	0000 0100		
	register. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank.	Description:	CLRWDT in Watchdog ⁻ post <u>scaler</u> o and PD, are	CLRWDT instruction resets the Watchdog Timer. It also resets the postscaler of the WDT. Status bits, TO and PD, are set.			
	If 'a' is '0' and the extended instruction	Words:	1				
	in Indexed Literal Offset Addressing	Cycles:	1				
	mode whenever $f \le 95$ (5Fh). See	Q Cycle Activity:					
	Section 24.2.3 "Byte-Oriented and Bit Oriented Instructions in Indexed	Q1	Q2	Q3	Q4		
	Literal Offset Mode" for details.	Decode	No	Process	No		
Words:	1		operation	Data	operation		
Cycles:	1	Example:	CLRWDT				
Q Cycle Activity:		Before Instruc	rtion				
Q1	Q2 Q3 Q4	WDT Co	ounter =	?			
Decode	ReadProcessWriteregister 'f'Dataregister 'f'	After Instruction WDT Co	on punter =	00h			
			stscaler =	1			
Example:	CLRF FLAG_REG, 1	PD	=	1			
Before Instru FLAG_I After Instruct FLAG I	iction REG = 5Ah ion REG = 00h						

IOR	LW	Inclusive	OR Lite	eral wit	th W	
Synta	ax:	IORLW k				
Oper	ands:	$0 \le k \le 25$	$0 \le k \le 255$			
Oper	ation:	(W) .OR. k	$x \rightarrow W$			
Statu	is Affected:	N, Z				
Enco	oding:	0000	1001	kkkk	kkkk	
Desc	cription:	The contents of W are ORed with the eight-bit literal 'k'. The result is placed i W.				
Word	ds:	1				
Cycle	es:	1				
QC	ycle Activity:					
	Q1	Q2	Q3	3	Q4	
	Decode	Read literal 'k'	Proce Dat	ess a	Write to W	
Exan	nple:	IORLW	35h			
	Before Instruc	tion				
	W	= 9Ah				

=

BFh

After Instruction W

Oper	ands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$				
Oper	ation:	(W) .OR. (f	$) \rightarrow dest$			
Statu	s Affected:	N, Z				
Enco	ding:	0001	00da	ffff	ffff	
Desc	ription:	Inclusive OR W with register 'f'. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 24.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed				
Word	ls:	1				
Cycle	es:	1				
QC	ycle Activity:					
	Q1	Q2	Q3	3	Q4	
	Decode	Read	Proce	ess	Write to	
		register i	Dat	a u	esunation	

Inclusive OR W with f

IORWF f {,d {,a}}

IORWF

Syntax:

Example: IORWF RESULT, 0, 1 Before Instruction RESULT = 13h А

W =	91h
After Instruction	
RESULT =	13h
W =	93h

RCA	LL	Relative (Call				I	RE
Synta	ax:	RCALL n	RCALL n					
Oper	ands:	-1024 ≤ n ≤	1023				(Эре
Oper	ation:	(PC) + 2 → (PC) + 2 +	$(PC) + 2 \rightarrow TOS,$ (PC) + 2 + 2n \rightarrow PC					Эре
Statu	s Affected:	None					S	Stat
Enco	ding:	1101	1nnn	nnr	ın	nnnn	E	Enc
Desc	ription:	Subroutine from the cu	call with	a jum ation.	p up First	to 1K , return		Des
		address (P stack, Ther	C + 2) is	pushe	ed or	nto the lement	١	Noi
		number '2n	' to the P	C. Sin	ice th	ne PC will	(Сус
		have increr instruction, PC + 2 + 2	nented to the new n. This in	o fetch addre structi	the ss w ion is	next rill be s a		Q
			ISHUCHO	1.				
vvord	IS:	1						
Cycle	es:	2					E	Exa
QC	ycle Activity:							
	Q1	Q2	Q3	3		Q4		
	Decode	Read literal 'n'	Proce Dat	ess a	Wr	ite to PC		
		PUSH PC to stack						

No

operation

No

operation

Example: HERE RCALL Jump

No

operation

Before Instruction PC = Address (HERE) After Instruction

No

operation

PC = Address (Jump) TOS = Address (HERE + 2)

RES	ET	Reset							
Synta	ax:	RESET	RESET						
Oper	ands:	None	None						
Operation:		Reset all re affected by	Reset all registers and flags that are affected by a $\overline{\text{MCLR}}$ Reset.						
Statu	s Affected:	All	All						
Enco	ding:	0000	0000 111		1	1111			
Description:		This instrue	This instruction provides a way to execute a MCLR Reset in software.						
Words:		1	1						
Cycles:		1	1						
Q Cycle Activity:									
	Q1	Q2	Q3		(Q4			
	Decode	Start	No		I	No			
		Reset	operat	tion	ope	ration			

xample:

After Instruction

Registers =	Reset Value
Flags* =	Reset Value

RESET

SUBLW			Subtract W from Literal						
Syntax:		S	SUBLW k						
Operands:			$0 \le k \le 255$						
Oper	ation:	k	$-$ (W) \rightarrow	W					
Statu	s Affected:	Ν	, OV, C, I	DC, Z					
Enco	ding:		0000 1000 kkkk kkkk						
Desc	ription	V lit	W is subtracted from the eight-bit literal 'k'. The result is placed in W.						
Word	ls:	1							
Cycle	es:	1							
QC	ycle Activity:								
	Q1		Q2	Q3		Q4			
	Decode	F lite	Read eral 'k'	Proce Data	ess a	Write to W			
Exan	nple 1:	S	UBLW ()2h					
Before Instruction W = C = After Instruction W = C = Z =			n 01h 01h 1 ; result is positive 0						
Exan	<u>nple 2:</u>	S	UBLW ()2h					
	Before Instruc W C After Instructic W C Z N	tion = = n = = =	n : 02h : ? : 00h : 1 ; result is zero : 1 : 0						
Example 3:			UBLW ()2h					
	Before Instruc W C After Instructic W C Z N	tion = = = = = =	03h ? FFh ; (; 0 ; r 0 1	2's comp esult is n	lemer egativ	nt) 'e			

SUE	SWF		Subtra	act	W from f			
Syntax:			SUBW	F	f {,d {,a}}			
Operands:			0 ≤ f ≤ 2 d ∈ [0,1	255 1] 11				
Oner	ation.		$a \in [0,$ (f) = (\A	ין ח_	> dost			
Statu	allon.			о С				
Enco	is Allected.		01.01	0,	11da fff	f ffff		
Desc	rintion.		Subtra	∙ ∼tV	/ from register	"f" (2's		
	лрион.		Subtract W from register 'f' (2's complement method). If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 24.2.3 "Byte-Oriented and Bit-Oriented Union 1.5.5"					
Word	1e ·		Mode"	for	details.			
Cvcle	25.		1					
0.0	vcle Activity							
u u	Q1		02		03	Q4		
	Decode	re	Read egister '	f'	Process Data	Write to destination		
Exan	nple 1:		SUBWF		REG, 1, 0			
	Before Instruc	tion						
	REG W	=	3					
	Ċ	=	?					
	After Instructio	n _	1					
	W	=	2					
	C Z	=	1	; re	esult is positive	9		
	Ň	=	ŏ					
Exan	nple 2:		SUBWF		REG, 0, 0			
	Before Instruc	tion						
	REG	=	2					
	C	=	2 ?					
	After Instructio	n						
	REG	=	2					
C = Z =		=	1	: result is zero				
		=	1					
		=	0		DEG 1 0			
	<u>npie 3.</u> Refere Instruc	tion	SUBWF		REG, I, U			
	REG	ແບກ =	1					
	W	=	2					
	After Instructio	= n	ſ					
	REG	=	FFh	;(2	's complement	:)		
	W	=	2		sult is negative	0		
	ž	=	0	, re	Suit is negativ	0		
	N	=	1					

26.4.2 TIMING CONDITIONS

The temperature and voltages specified in Table 26-5 apply to all timing specifications unless otherwise noted. Figure 26-5 specifies the load conditions for the timing specifications.

Note: Because of space limitations, the generic terms "PIC18FXXXX" and "PIC18LFXXXX" are used throughout this section to refer to the PIC18F2525/2620/4525/4620 and PIC18LF2525/2620/4525/4620 families of devices specifically and only those devices.

TABLE 26-5: TEMPERATURE AND VOLTAGE SPECIFICATIONS – AC

	Standard Operating Conditions (unless otherwise stated)						
	Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial						
AC CHARACTERISTICS	Operating voltage VDD range as described in DC spec Section 26.1 and						
	Section 26.3.						
	LF parts operate for industrial temperatures only.						

FIGURE 26-5: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS

TABLE 26-18:	I ² C™ BUS	START/STOP	BITS REQUIREMENTS	(SLAVE MODE)
--------------	-----------------------	------------	--------------------------	--------------

Param. No.	Symbol	Characte	Min	Мах	Units	Conditions		
90	TSU:STA	Start Condition	100 kHz mode	4700	—	ns	Only relevant for Repeated Start condition	
		Setup Time	400 kHz mode	600	—			
91	THD:STA	Start Condition	100 kHz mode	4000	—	ns	After this period, the first clock pulse is generated	
		Hold Time	400 kHz mode	600	—			
92	Tsu:sto	Stop Condition	100 kHz mode	4700		ns		
		Setup Time	400 kHz mode	600	—			
93	THD:STO	Stop Condition	100 kHz mode	4000	—	ns		
		Hold Time	400 kHz mode	600				

FIGURE 26-18: I²C[™] BUS DATA TIMING

FIGURE 27-6: TYPICAL T1OSC DELTA CURRENT vs. VDD ACROSS TEMP. (DEVICE IN SLEEP, T1OSC IN HIGH-POWER MODE)

FIGURE 27-7: MAXIMUM T1OSC DELTA CURRENT vs. VDD ACROSS TEMP. (DEVICE IN SLEEP, T1OSC IN HIGH-POWER MODE)

© 2008 Microchip Technology Inc.

