

Welcome to E-XFL.COM

Embedded - Microcontrollers - Application Specific: Tailored Solutions for Precision and Performance

### Embedded - Microcontrollers - Application Specific

represents a category of microcontrollers designed with unique features and capabilities tailored to specific application needs. Unlike general-purpose microcontrollers, application-specific microcontrollers are optimized for particular tasks, offering enhanced performance, efficiency, and functionality to meet the demands of specialized applications.

#### What Are <u>Embedded - Microcontrollers -</u> <u>Application Specific</u>?

Application enacific microcontrollars are analyzared to

### Details

| Details                 |   |
|-------------------------|---|
| Product Status          | Active  |
| Applications            | USB Microcontroller   |
| Core Processor          | M8C   |
| Program Memory Type     | FLASH (16kB)  |
| Controller Series       | CY7C643xx   |
| RAM Size                | 1K x 8  |
| Interface               | I <sup>2</sup> C, SPI, USB  |
| Number of I/O           | 11  |
| Voltage - Supply        | 3V ~ 5.5V   |
| Operating Temperature   | 0°C ~ 70°C  |
| Mounting Type           | Surface Mount   |
| Package / Case          | 16-UFQFN  |
| Supplier Device Package | 16-QFN (3x3)  |
| Purchase URL            | https://www.e-xfl.com/product-detail/infineon-technologies/cy7c64315-16lkxc |
|                         |   |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# Contents

| Functional Overview               | 3  |
|-----------------------------------|----|
| The enCoRe V Core                 | 3  |
| Full-Speed USB                    |    |
| 10-bit ADC                        |    |
| SPI                               | 4  |
| I2C Slave                         | 5  |
| Additional System Resources       | 6  |
| Getting Started                   | 6  |
| Application Notes                 | 6  |
| Development Kits                  | 6  |
| Training                          | 6  |
| CYPros Consultants                | 6  |
| Solutions Library                 |    |
| Technical Support                 |    |
| Development Tools                 |    |
| PSoC Designer Software Subsystems |    |
| Designing with PSoC Designer      |    |
| Select User Modules               |    |
| Configure User Modules            |    |
| Organize and Connect              |    |
| Generate, Verify, and Debug       |    |
| Pin Information                   |    |
| 16-pin part pinout                | 9  |
| Pin Definitions                   |    |
| 32-pin part pinout                | 10 |
| Pin Definitions                   |    |
| 48-pin Part Pinout                |    |
| Pin Definitions                   |    |
| Register Reference                | 13 |

| Register Conventions                    | 13 |
|---|----|
| Register Mapping Tables                 | 13 |
| Electrical Specifications               |    |
| Absolute Maximum Ratings                |    |
| Operating Temperature                   |    |
| DC Electrical Characteristics           |    |
| AC Electrical Characteristics           | 22 |
| Package Diagram                         | 29 |
| Packaging Dimensions                    |    |
| Package Handling                        |    |
| Thermal Impedances                      |    |
| Capacitance on Crystal Pins             |    |
| Solder Reflow Peak Temperature          | 31 |
| Ordering Information                    |    |
| Ordering Code Definitions               |    |
| Acronyms                                |    |
| Document Conventions                    |    |
| Units of Measure                        |    |
| Numeric Naming                          |    |
| Errata                                  | 35 |
| CY7C643xx Errata Summary                |    |
| Document History Page                   |    |
| Sales, Solutions, and Legal Information | 41 |
| Worldwide Sales and Design Support      |    |
| Products                                |    |
| PSoC® Solutions                         |    |
| Cypress Developer Community             |    |
| Technical Support                       |    |




Firmware is required to handle various parts of the USB interface. The SIE issues interrupts after key USB events to direct firmware to appropriate tasks:

- Fill and empty the USB data buffers in USB SRAM.
- Enable PMA channels appropriately.
- Coordinate enumeration by decoding USB device requests.
- Suspend and resume coordination.
- Verify and select data toggle values.

### 10-bit ADC

The ADC on enCoRe V device is an independent block with a state machine interface to control accesses to the block. The ADC is housed together with the temperature sensor core and can be connected to this or the Analog mux bus. As a default operation, the ADC is connected to the temperature sensor diodes to give digital values of the temperature.





( Processor) Core


The ADC User Module contains an integrator block and one comparator with positive and negative input set by the MUXes. The input to the integrator stage comes from the analog global

input mux or the temperature sensor with an input voltage range of 0 V to  $V_{\text{REFADC}}.$ 

In the ADC only configuration (the ADC MUX selects the Analog mux bus, not the default temperature sensor connection), an external voltage can be connected to the input of the modulator for voltage conversion. The ADC is run for a number of cycles set by the timer, depending upon the desired resolution of the ADC. A counter counts the number of trips by the comparator, which is proportional to the input voltage. The Temp Sensor block clock speed is 36 MHz and is divided down to 1 to 12 MHz for ADC operation.


### SPI

The serial peripheral interconnect (SPI) 3-wire protocol uses both edges of the clock to enable synchronous communication without the need for stringent setup and hold requirements.



A device can be a master or slave. A master outputs clock and data to the slave device and inputs slave data. A slave device inputs clock and data from the master device and outputs data for input to the master. Together, the master and slave are essentially a circular Shift register, where the master generates the clocking and initiates data transfers.

A basic data transfer occurs when the master sends eight bits of data, along with eight clocks. In any transfer, both master and slave transmit and receive simultaneously. If the master only sends data, the received data from the slave is ignored. If the master wishes to receive data from the slave, the master must send dummy bytes to generate the clocking for the slave to send data back.





# **Development Tools**

PSoC Designer™ is the revolutionary Integrated Design Environment (IDE) that you can use to customize PSoC to meet your specific application requirements. PSoC Designer software accelerates system design and time to market. Develop your applications using a library of precharacterized analog and digital peripherals (called user modules) in a drag-and-drop design environment. Then, customize your design by leveraging the dynamically generated application programming interface (API) libraries of code. Finally, debug and test your designs with the integrated debug environment, including in-circuit emulation and standard software debug features. PSoC Designer includes:

- Application editor graphical user interface (GUI) for device and user module configuration and dynamic reconfiguration
- Extensive user module catalog
- Integrated source-code editor (C and assembly)
- Free C compiler with no size restrictions or time limits
- Built-in debugger
- In-circuit emulation
- Built-in support for communication interfaces:
- Hardware and software I<sup>2</sup>C slaves and masters
- □ Full-speed USB 2.0
- Up to four full-duplex universal asynchronous receiver/transmitters (UARTs), SPI master and slave, and wireless

PSoC Designer supports the entire library of PSoC 1 devices and runs on Windows XP, Windows Vista, and Windows 7.

### **PSoC Designer Software Subsystems**

#### Design Entry

In the chip-level view, choose a base device to work with. Then select different onboard analog and digital components that use the PSoC blocks, which are called user modules. Examples of user modules are analog-to-digital converters (ADCs), digital-to-analog converters (DACs), amplifiers, and filters. Configure the user modules for your chosen application and connect them to each other and to the proper pins. Then generate your project. This prepopulates your project with APIs and libraries that you can use to program your application.

The tool also supports easy development of multiple configurations and dynamic reconfiguration. Dynamic reconfiguration makes it possible to change configurations at run time. In essence, this allows you to use more than 100 percent of PSoC's resources for a given application.

#### Code Generation Tools

The code generation tools work seamlessly within the PSoC Designer interface and have been tested with a full range of debugging tools. You can develop your design in C, assembly, or a combination of the two.

**Assemblers**. The assemblers allow you to merge assembly code seamlessly with C code. Link libraries automatically use absolute addressing or are compiled in relative mode, and linked with other software modules to get absolute addressing.

**C Language Compilers**. C language compilers are available that support the PSoC family of devices. The products allow you to create complete C programs for the PSoC family devices. The optimizing C compilers provide all of the features of C, tailored to the PSoC architecture. They come complete with embedded libraries providing port and bus operations, standard keypad and display support, and extended math functionality.

#### Debugger

PSoC Designer has a debug environment that provides hardware in-circuit emulation, allowing you to test the program in a physical system while providing an internal view of the PSoC device. Debugger commands allow you to read and program and read and write data memory, and read and write I/O registers. You can read and write CPU registers, set and clear breakpoints, and provide program run, halt, and step control. The debugger also allows you to create a trace buffer of registers and memory locations of interest.

#### Online Help System

The online help system displays online, context-sensitive help. Designed for procedural and quick reference, each functional subsystem has its own context-sensitive help. This system also provides tutorials and links to FAQs and an Online Support Forum to aid the designer.

#### In-Circuit Emulator

A low-cost, high-functionality In-Circuit Emulator (ICE) is available for development support. This hardware can program single devices.

The emulator consists of a base unit that connects to the PC using a USB port. The base unit is universal and operates with all PSoC devices. Emulation pods for each device family are available separately. The emulation pod takes the place of the PSoC device in the target board and performs full-speed (24-MHz) operation.



# **Designing with PSoC Designer**

The development process for the PSoC device differs from that of a traditional fixed-function microprocessor. The configurable analog and digital hardware blocks give the PSoC architecture a unique flexibility that pays dividends in managing specification change during development and lowering inventory costs. These configurable resources, called PSoC blocks, have the ability to implement a wide variety of user-selectable functions. The PSoC development process is:

- 1. Select user modules.
- 2. Configure user modules.
- 3. Organize and connect.
- 4. Generate, verify, and debug.

#### Select User Modules

PSoC Designer provides a library of prebuilt, pretested hardware peripheral components called user modules. User modules make selecting and implementing peripheral devices, both analog and digital, simple.

#### **Configure User Modules**

Each user module that you select establishes the basic register settings that implement the selected function. They also provide parameters and properties that allow you to tailor their precise configuration to your particular application. For example, a Pulse width modulator (PWM) user module configures one or more digital PSoC blocks, one for each eight bits of resolution. Using these parameters, you can establish the pulse width and duty cycle. Configure the parameters and properties to correspond to your chosen application. Enter values directly or by selecting values from drop-down menus. All of the user modules are documented in datasheets that may be viewed directly in PSoC Designer or on the Cypress website. These user module data sheets explain the internal operation of the user module and provide performance specifications. Each datasheet describes the use of each user module parameter, and other information that you may need to successfully implement your design.

#### **Organize and Connect**

Build signal chains at the chip level by interconnecting user modules to each other and the I/O pins. Perform the selection, configuration, and routing so that you have complete control over all on-chip resources.

#### Generate, Verify, and Debug

When you are ready to test the hardware configuration or move on to developing code for the project, perform the "Generate Configuration Files" step. This causes PSoC Designer to generate source code that automatically configures the device to your specification and provides the software for the system. The generated code provides APIs with high-level functions to control and respond to hardware events at run time, and interrupt service routines that you can adapt as needed.

A complete code development environment allows you to develop and customize your applications in C, assembly language, or both.

The last step in the development process takes place inside PSoC Designer's Debugger (accessed by clicking the Connect icon). PSoC Designer downloads the HEX image to the ICE where it runs at full speed. PSoC Designer debugging capabilities rival those of systems costing many times more. In addition to traditional single-step, run-to-breakpoint, and watch-variable features, the debug interface provides a large trace buffer. It allows you to define complex breakpoint events that include monitoring address and data bus values, memory locations, and external signals.



# **Register Reference**

The section discusses the registers of the enCoRe V device. It lists all the registers in mapping tables, in address order.

# **Register Conventions**

The register conventions specific to this section are listed in the following table.

### Table 1. Register Conventions

| Convention | Description                |
|------------|----------------------------|
| R          | Read register or bits      |
| W          | Write register or bits     |
| L          | Logical register or bits   |
| С          | Clearable register or bits |
| #          | Access is bit specific     |

# **Register Mapping Tables**

The enCoRe V device has a total register address space of 512 bytes. The register space is also referred to as I/O space and is broken into two parts: Bank 0 (user space) and Bank 1 (configuration space). The XIO bit in the Flag register (CPU\_F) determines which bank the user is currently in. When the XIO bit is set, the user is said to be in the "extended" address space or the "configuration" registers.




## Table 3. Register Map Bank 1 Table: Configuration Space

|                    |               |     | Table: Cont |               |          |             |               |        |                   | 1            |          |
|--------------------|---------------|-----|-------------|---------------|----------|-------------|---------------|--------|-------------------|--------------|----------|
| Name               | Addr (1, Hex) |     |             | Addr (1, Hex) |          | Name        | Addr (1, Hex) | Access | Name              | Addr (1, Hex | ) Access |
| PRT0DM0            | 00            | RW  | PMA4_RA     | 40            | RW       |             | 80            |        |                   | C0           |          |
| PRT0DM1            | 01            | RW  | PMA5_RA     | 41            | RW       |             | 81            |        |                   | C1           |          |
|                    | 02            |     | PMA6_RA     | 42            | RW       |             | 82            |        |                   | C2           | _        |
|                    | 03            | 514 | PMA7_RA     | 43            | RW       |             | 83            |        |                   | C3           | _        |
| PRT1DM0            | 04            | RW  | PMA8_WA     | 44            | RW       |             | 84            |        |                   | C4           | _        |
| PRT1DM1            | 05            | RW  | PMA9_WA     | 45            | RW       |             | 85            |        |                   | C5           |          |
|                    | 06            |     | PMA10_WA    | 46            | RW       |             | 86            |        |                   | C6           |          |
|                    | 07            |     | PMA11_WA    | 47            | RW       |             | 87            |        |                   | C7           |          |
| PRT2DM0            | 08            | RW  | PMA12_WA    | 48            | RW       |             | 88            |        |                   | C8           |          |
| PRT2DM1            | 09            | RW  | PMA13_WA    | 49            | RW       |             | 89            |        |                   | C9           |          |
|                    | 0A            |     | PMA14_WA    | 4A            | RW       |             | 8A            |        |                   | CA           |          |
|                    | 0B            |     | PMA15_WA    | 4B            | RW       |             | 8B            |        |                   | CB           |          |
| PRT3DM0            | 0C            | RW  | PMA8_RA     | 4C            | RW       |             | 8C            |        |                   | CC           |          |
| PRT3DM1            | 0D            | RW  | PMA9_RA     | 4D            | RW       |             | 8D            |        |                   | CD           |          |
|                    | 0E            |     | PMA10_RA    | 4E            | RW       |             | 8E            |        |                   | CE           |          |
|                    | 0F            |     | PMA11_RA    | 4F            | RW       |             | 8F            |        |                   | CF           |          |
| PRT4DM0            | 10            | RW  | PMA12_RA    | 50            | RW       |             | 90            |        |                   | D0           |          |
| PRT4DM1            | 11            | RW  | PMA13_RA    | 51            | RW       |             | 91            |        |                   | D1           |          |
|                    | 12            |     | PMA14_RA    | 52            | RW       |             | 92            |        | ECO ENBUS         | D2           | RW       |
|                    | 13            |     | PMA15_RA    | 53            | RW       |             | 93            |        | ECO_TRIM          | D3           | RW       |
|                    | 14            |     | EP1 CR0     | 54            | #        |             | 94            |        |                   | D4           |          |
|                    | 15            |     | EP2 CR0     | 55            | #        |             | 95            |        |                   | D5           |          |
|                    | 16            |     | EP3 CR0     | 56            | #        |             | 96            |        |                   | D6           |          |
|                    | 17            |     | EP4 CR0     | 57            | #        |             | 97            |        |                   | D7           |          |
|                    | 18            |     | EP5_CR0     | 58            | #        |             | 98            |        | MUX CR0           | D8           | RW       |
|                    | 19            |     | EP6 CRO     | 59            | #        |             | 99            |        | MUX CR1           | D9           | RW       |
|                    | 1A            |     | EP7 CR0     | 5A            | #        |             | 9A            |        | MUX_CR2           | DA           | RW       |
|                    | 1B            |     | EP8_CR0     | 5B            | #        |             | 9B            |        | MUX CR3           | DB           | RW       |
|                    | 10            |     |             | 5C            | "        |             | 90            |        | IO_CFG1           | DC           | RW       |
|                    | 10<br>1D      |     |             | 5D            |          |             | 9D            |        | OUT P1            | DD           | RW       |
|                    | 1E            |     |             | 5E            |          |             | 9E            |        | IO CFG2           | DE           | RW       |
|                    | 1E            |     |             | 5F            |          |             | 9F            |        | MUX CR4           | DF           | RW       |
|                    | 20            |     |             | 60            |          |             | A0            |        | OSC CR0           | E0           | RW       |
|                    | 20            |     |             | 61            | 1        |             | A0<br>A1      |        | ECO CFG           | E1           | #        |
|                    | 21            |     |             | 62            |          |             | A1<br>A2      |        | OSC CR2           | E2           | #<br>RW  |
|                    | 23            |     |             | 63            |          |             | A2<br>A3      |        | VLT_CR            | E3           | RW       |
|                    | 23            |     |             | 64            |          |             | A3<br>A4      |        | VLT_CR<br>VLT_CMP | E3<br>E4     | R        |
|                    |               |     |             |               | -        |             |               |        |                   |              | ĸ        |
|                    | 25            |     |             | 65            |          | -           | A5            |        |                   | E5           |          |
|                    | 26            |     |             | 66            |          | -           | A6            |        |                   | E6           |          |
|                    | 27            |     |             | 67            |          |             | A7            |        | 110 TD            | E7           |          |
| 001 050            | 28            | 514 |             | 68            |          |             | A8            |        | IMO_TR            | E8           | W        |
| SPI_CFG            | 29            | RW  |             | 69            |          |             | A9            |        | ILO_TR            | E9           | W        |
|                    | 2A            |     |             | 6A            |          |             | AA            |        |                   | EA           |          |
|                    | 2B            |     |             | 6B            |          |             | AB            |        | SLP_CFG           | EB           | RW       |
|                    | 2C            |     | TMP_DR0     | 6C            | RW       |             | AC            |        | SLP_CFG2          | EC           | RW       |
|                    | 2D            |     | TMP_DR1     | 6D            | RW       |             | AD            |        | SLP_CFG3          | ED           | RW       |
|                    | 2E            |     | TMP_DR2     | 6E            | RW       |             | AE            |        |                   | EE           |          |
|                    | 2F            |     | TMP_DR3     | 6F            | RW       |             | AF            |        |                   | EF           |          |
| USB_CR1            | 30            | #   |             | 70            |          |             | B0            |        |                   | F0           |          |
|                    | 31            |     |             | 71            |          |             | B1            |        |                   | F1           |          |
|                    | 32            |     |             | 72            |          |             | B2            |        |                   | F2           |          |
|                    | 33            |     |             | 73            |          |             | B3            |        |                   | F3           |          |
| PMA0_WA            | 34            | RW  |             | 74            |          |             | B4            |        |                   | F4           |          |
| PMA1_WA            | 35            | RW  |             | 75            |          |             | B5            |        |                   | F5           |          |
| PMA2_WA            | 36            | RW  |             | 76            |          |             | B6            |        |                   | F6           |          |
| PMA3_WA            | 37            | RW  |             | 77            |          |             | B7            |        | CPU_F             | F7           | RL       |
| PMA4_WA            | 38            | RW  |             | 78            |          |             | B8            |        |                   | F8           |          |
| PMA5_WA            | 39            | RW  |             | 79            |          |             | B9            |        |                   | F9           |          |
| PMA6_WA            | 3A            | RW  |             | 7A            |          |             | BA            |        | IMO_TR1           | FA           | RW       |
| PMA7_WA            | 3B            | RW  |             | 7B            | 1        |             | BB            |        | _                 | FB           |          |
| PMA0_RA            | 3C            | RW  |             | 7C            | 1        |             | BC            |        |                   | FC           |          |
| _                  | 3D            | RW  |             | 7D            |          | USB MISC CR | BD            | RW     |                   | FD           |          |
| PMA1 RA            | 30            |     |             |               |          |             |               |        |                   |              |          |
| PMA1_RA<br>PMA2_RA | 3D<br>3E      | RW  |             | 7E            | <u> </u> |             | BE            |        |                   | FE           |          |



# **Electrical Specifications**

This section presents the DC and AC electrical specifications of the enCoRe V USB devices. For the most up-to-date electrical specifications, verify that you have the most recent data sheet available by visiting the company web site at http://www.cypress.com





## Absolute Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

#### Table 4. Absolute Maximum Ratings

| Symbol            | Description                                | Conditions  | Min                   | Тур | Max                   | Units |
|-------------------|--|---|-----------------------|-----|-----------------------|-------|
| T <sub>STG</sub>  | Storage temperature <sup>[10]</sup>        | Higher storage temperatures reduces data<br>retention time. Recommended Storage<br>Temperature is +25 °C ± 25 °C. Extended<br>duration storage temperatures above 85°C<br>degrades reliability. | -55                   | +25 | +125                  | °C    |
| V <sub>DD</sub>   | Supply voltage relative to V <sub>SS</sub> |   | -0.5                  | Ι   | +6.0                  | V     |
| V <sub>IO</sub>   | DC input voltage                           |   | V <sub>SS</sub> – 0.5 | -   | V <sub>DD</sub> + 0.5 | V     |
| V <sub>IOZ</sub>  | DC voltage applied to tristate             |   | $V_{SS} - 0.5$        | -   | V <sub>DD</sub> + 0.5 | V     |
| I <sub>MIO</sub>  | Maximum current into any port pin          |   | -25                   | Ι   | +50                   | mA    |
| ESD               | Electrostatic discharge voltage            | Human body model ESD  | 2000                  | -   | -                     | V     |
| LU <sup>[8]</sup> | Latch up current                           | In accordance with JESD78 standard  | _                     | -   | 200                   | mA    |

#### **Operating Temperature**

#### Table 5. Operating Temperature

| Symbol          | Description   | Conditions   | Min | Тур | Max  | Units |
|-----------------|---|--|-----|-----|------|-------|
| T <sub>AI</sub> | Ambient industrial temperature                            |  | -40 | -   | +85  | °C    |
| T <sub>AC</sub> | Ambient commercial temperature                            |  | 0   | -   | +70  | °C    |
| T <sub>JI</sub> | Operational industrial die<br>temperature <sup>[11]</sup> | The temperature rise from ambient to junction<br>is package specific. Refer the table Thermal<br>Impedances per Package on page 31. The<br>user must limit the power consumption to<br>comply with this requirement. | -40 | -   | +100 | °C    |
| T <sub>JC</sub> | Operational commercial die<br>temperature                 | The temperature rise from ambient to junction<br>is package specific. Refer the table Thermal<br>Impedances per Package on page 31. The<br>user must limit the power consumption to<br>comply with this requirement. | 0   | _   | +85  | °C    |

Notes

When V<sub>DD</sub> remains in the range from 1.71 V to 1.9 V for more than 50 µsec, the slew rate when moving from the 1.71 V to 1.9 V range to greater than 2 V must be slower than 1 V/500 µsec to avoid triggering POR. The only other restriction on slew rates for any other voltage range or transition is the SRPOWER\_UP parameter.

Errata: For Port 1 pins P1[1], P1[4], and P1[5] 300 Ohm external resistor is needed to meet this spec. Refer to "Errata" on page 35 for more details.
 If powering down in standby sleep mode, to properly detect and recover from a V<sub>DD</sub> brown out condition any of the following actions must be taken:

Bring the device out of sleep before powering down.
Assure that V<sub>DD</sub> falls below 100 mV before powering back up.
Set the No Buzz bit in the OSC\_CR0 register to keep the voltage monitoring circuit powered during sleep.
Increase the buzz rate to assure that the falling edge of V<sub>DD</sub> is captured. The rate is configured through the PSSDC bits in the SLP\_CFG register. For the referenced registers, refer to the enCoRe V Technical Reference Manual. In deep sleep mode, additional low power voltage monitoring circuitry allows V<sub>DD</sub> brown out conditions to be detected for edge rates slower than 1 V/ms.



## **DC Electrical Characteristics**

### DC Chip Level Specifications

Table 6 lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

### Table 6. DC Chip Level Specifications

| Symbol              | Description                                    | Conditions  | Min  | Тур | Max  | Units |
|---------------------|--|---|------|-----|------|-------|
| V <sub>DD</sub>     | Operating voltage <sup>[7, 9]</sup>            | No USB activity.  | 3.0  | _   | 5.5  | V     |
| I <sub>DD24,3</sub> | Supply current, CPU = 24 MHz                   | Conditions are $V_{DD}$ = 3.0 V, $T_A$ = 25 °C,<br>CPU = 24 MHz,<br>No USB/I <sup>2</sup> C/SPI.                                      | -    | 2.9 | 4.0  | mA    |
| I <sub>DD12,3</sub> | Supply current, CPU = 12 MHz                   | Conditions are $V_{DD}$ = 3.0 V, $T_A$ = 25 °C,<br>CPU = 12 MHz,<br>No USB/I <sup>2</sup> C/SPI.                                      | -    | 1.7 | 2.6  | mA    |
| I <sub>DD6,3</sub>  | Supply current, CPU = 6 MHz                    | Conditions are $V_{DD}$ = 3.0 V, $T_A$ = 25 °C,<br>CPU = 6 MHz,<br>No USB/I <sup>2</sup> C/SPI.                                       | -    | 1.2 | 1.8  | mA    |
| I <sub>SB1,3</sub>  | Standby current with POR, LVD, and sleep timer | $V_{DD}$ = 3.0 V, T <sub>A</sub> = 25 °C, I/O regulator turned off.   | -    | 1.1 | 1.5  | μA    |
| I <sub>SB0,3</sub>  | Deep sleep current                             | V <sub>DD</sub> = 3.0 V, T <sub>A</sub> = 25 °C, I/O regulator turned off.  | -    | 0.1 | -    | μA    |
| V <sub>DDUSB</sub>  | Operating voltage                              | USB activity, USB regulator enabled   | 4.35 | -   | 5.25 | V     |
| I <sub>DD24,5</sub> | Supply current, CPU = 24 MHz                   | Conditions are V <sub>DD</sub> = 5.0 V, T <sub>A</sub> = 25 °C,<br>CPU = 24 MHz, IMO = 24 MHz<br>USB Active, No I <sup>2</sup> C/SPI. | -    | 7.1 | -    | mA    |
| I <sub>DD12,5</sub> | Supply current, CPU = 12 MHz                   | Conditions are V <sub>DD</sub> = 5.0 V, T <sub>A</sub> = 25 °C,<br>CPU = 12 MHz, IMO = 24 MHz<br>USB Active, No I <sup>2</sup> C/SPI. | -    | 6.2 | _    | mA    |
| I <sub>DD6,5</sub>  | Supply current, CPU = 6 MHz                    | Conditions are V <sub>DD</sub> = 5.0 V, T <sub>A</sub> = 25 °C,<br>CPU = 6 MHz, IMO = 24 MHz<br>USB Active, No I <sup>2</sup> C/SPI   | -    | 5.8 | -    | mA    |
| I <sub>SB1,5</sub>  | Standby current with POR, LVD, and sleep timer | $V_{DD}$ = 5.0 V, T <sub>A</sub> = 25 °C, I/O regulator turned off.   | _    | 1.1 | -    | μA    |
| I <sub>SB0,5</sub>  | Deep sleep current                             | $V_{DD}$ = 5.0 V, T <sub>A</sub> = 25 °C, I/O regulator turned off.   | -    | 0.1 | -    | μA    |
| V <sub>DDUSB</sub>  | Operating voltage                              | USB activity, USB regulator bypassed  | 3.15 | 3.3 | 3.60 | V     |

Notes

<sup>10.</sup> Higher storage temperatures reduce data retention time. Recommended storage temperature is +25 °C ± 25 °C. Extended duration storage temperatures above 85 °C degrade reliability.

<sup>11.</sup> The temperature rise from ambient to junction is package specific. See Package Handling on page 31. The user must limit the power consumption to comply with this requirement.



# **AC Electrical Characteristics**

### AC Chip Level Specifications

The following tables list guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

### Table 12. AC Chip Level Specifications

| Symbol                 | Description  | Conditions                    | Min  | Тур | Max  | Units |
|------------------------|--|-------------------------------|------|-----|------|-------|
| F <sub>CPU</sub>       | Processing frequency <sup>[16]</sup>   |                               | 5.7  | -   | 25.2 | MHz   |
| F <sub>32K1</sub>      | Internal low-speed oscillator (ILO) frequency                                | Trimmed <sup>[17]</sup>       | 19   | 32  | 50   | kHz   |
| F <sub>32К U</sub>     | ILO untrimmed frequency)   |                               | 13   | 32  | 82   | kHz   |
| F <sub>32K2</sub>      | ILO frequency  | Untrimmed                     | 13   | 32  | 82   | kHz   |
| F <sub>IMO24</sub>     | Internal main oscillator (IMO) stability for 24 MHz $\pm$ 5% <sup>(12)</sup> |                               | 22.8 | 24  | 25.2 | MHz   |
| F <sub>IMO12</sub>     | IMO stability for 12 MHz <sup>[17]</sup>                                     |                               | 11.4 | 12  | 12.6 | MHz   |
| F <sub>IMO6</sub>      | IMO stability for 6 MHz <sup>[17]</sup>                                      |                               | 5.7  | 6.0 | 6.3  | MHz   |
| DC <sub>IMO</sub>      | Duty cycle of IMO  |                               | 40   | 50  | 60   | %     |
| DC <sub>ILO</sub>      | ILO duty cycle   |                               | 40   | 50  | 60   | %     |
| SR <sub>POWER_UP</sub> | Power supply slew rate   |                               | _    | -   | 250  | V/ms  |
| T <sub>XRST</sub>      | External reset pulse width at power-up                                       | After supply voltage is valid | 1    | -   | -    | ms    |
| T <sub>XRST2</sub>     | External reset pulse width after power-up <sup>[18]</sup>                    | Applies after part has booted | 10   | -   | _    | μS    |

### Table 13. AC Characteristics – USB Data Timings

| Symbol | Description  | Conditions         | Min   | Тур | Max   | Units |
|--------|--|--------------------|-------|-----|-------|-------|
| Tdrate | Full speed data rate                                 | Average bit rate   | 11.97 | 12  | 12.03 | MHz   |
| Tdjr1  | Receiver data jitter tolerance                       | To next transition | -18.5 | -   | 18.5  | ns    |
| Tdjr2  | Receiver data jitter tolerance                       | To pair transition | -9    | -   | 9     | ns    |
| Tudj1  | Driver differential jitter                           | To next transition | -3.5  | _   | 3.5   | ns    |
| Tudj2  | Driver differential jitter                           | To pair transition | -4.0  | -   | 4.0   | ns    |
| Tfdeop | Source jitter for differential transition            | To SE0 transition  | -2    | _   | 5     | ns    |
| Tfeopt | Source SE0 interval of EOP                           |                    | 160   | -   | 175   | ns    |
| Tfeopr | Receiver SE0 interval of EOP                         |                    | 82    | -   | -     | ns    |
| Tfst   | Width of SE0 interval during differential transition |                    | -     | -   | 14    | ns    |

## Table 14. AC Characteristics – USB Driver

| Symbol             | Description                     | Conditions | Min   | Тур | Max   | Units |
|--------------------|---------------------------------|------------|-------|-----|-------|-------|
| Tr                 | Transition rise time            | 50 pF      | 4     | -   | 20    | ns    |
| Tf                 | Transition fall time            | 50 pF      | 4     | -   | 20    | ns    |
| TR <sup>[19]</sup> | Rise/fall time matching         |            | 90.00 | -   | 111.1 | %     |
| Vcrs               | Output signal crossover voltage |            | 1.3   | -   | 2.0   | V     |

Notes

16. V<sub>DD</sub> = 3.0 V and T<sub>J</sub> = 85 °C, CPU speed.
17. Trimmed for 3.3 V operation using factory trim values.
18. The minimum required XRES pulse length is longer when programming the device (see Table 17 on page 24).
19. Errata: Rising to falling rate matching of the USB D+ and D- lines has a corner case issue when operating voltage is below 3.3 V. Refer to "Errata" on page 35 for more details.




## AC General Purpose I/O Specifications

Table 15 lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

| Symbol            | Description                          | Conditions                                   | Min | Тур | Max | Units |
|-------------------|--------------------------------------|--|-----|-----|-----|-------|
| F <sub>GPIO</sub> | GPIO operating frequency             | Normal strong mode,<br>Ports 0, 1            | -   | -   | 12  | MHz   |
| TRise23           | Rise time, strong mode<br>Ports 2, 3 | V <sub>DD</sub> = 3.0 to 3.6 V,<br>10% - 90% | 15  | -   | 80  | ns    |
| TRise01           | Rise time, strong mode<br>Ports 0, 1 | V <sub>DD</sub> = 3.0 to 3.6 V,<br>10% - 90% | 10  | -   | 50  | ns    |
| TFall             | Fall time, strong mode<br>All Ports  | V <sub>DD</sub> = 3.0 to 3.6 V,<br>10% - 90% | 10  | -   | 50  | ns    |

### Table 15. AC GPIO Specifications

Figure 11. GPIO Timing Diagram



## AC External Clock Specifications

Table 16 lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

### Table 16. AC External Clock Specifications


| Symbol  | Description            | Conditions | Min   | Тур | Max  | Units |
|---------|------------------------|------------|-------|-----|------|-------|
| FOSCEXT | Frequency              |            | 0.750 | -   | 25.2 | MHz   |
| -       | High period            |            | 20.6  | -   | 5300 | ns    |
| -       | Low period             |            | 20.6  | -   | -    | ns    |
| -       | Power-up IMO to switch |            | 150   | _   | _    | μs    |





## Table 19. SPI Master AC Specifications

| Symbol               | Description             | Conditions | Min | Тур | Max | Units |
|----------------------|-------------------------|------------|-----|-----|-----|-------|
| F <sub>SCLK</sub>    | SCLK clock frequency    |            | -   | -   | 6   | MHz   |
| DC                   | SCLK duty cycle         |            | -   | 50  | -   | %     |
| T <sub>SETUP</sub>   | MISO to SCLK setup time |            | 60  | -   | -   | ns    |
| T <sub>HOLD</sub>    | SCLK to MISO hold time  |            | 40  | -   | -   | ns    |
| T <sub>OUT_VAL</sub> | SCLK to MOSI valid time |            | -   | -   | 40  | ns    |
| T <sub>OUT_H</sub>   | SCLK to MOSI hold time  |            | 40  | _   | _   | ns    |

Figure 14. SPI Master Mode 0 and 2









# **Ordering Information**

# Table 25. Ordering Code - Commercial Parts


| Ordering Code     | Package Information                       | Flash<br>(KB) | SRAM<br>(KB) | No. of GPIOs | Target Applications  |
|-------------------|---|---------------|--------------|--------------|--|
| CY7C64315-16LKXC  | 16-pin QFN (3 × 3 mm)                     | 16            | 1            | 11           | Mid-tier Full-Speed USB dongle,<br>Remote Control Host Module, Various     |
| CY7C64315-16LKXCT | 16-pin QFN (Tape and Reel),<br>(3 × 3 mm) | 16            | 1            | 11           | Mid-tier Full-Speed USB dongle,<br>Remote Control Host Module, Various     |
| CY7C64316-16LKXC  | 16-pin QFN (3 × 3 mm)                     | 32            | 2            | 11           | Feature-rich Full-Speed USB dongle,<br>Remote Control Host Module, Various |
| CY7C64316-16LKXCT | 16-pin QFN (Tape and Reel),<br>(3 × 3 mm) | 32            | 2            | 11           | Feature-rich Full-Speed USB dongle,<br>Remote Control Host Module, Various |
| CY7C64343-32LQXC  | 32-pin QFN (5 × 5 mm)                     | 8             | 1            | 25           | Full-Speed USB mouse, Various  |
| CY7C64343-32LQXCT | 32-pin QFN (Tape and Reel),<br>(5 × 5 mm) | 8             | 1            | 25           | Full-Speed USB mouse, Various  |
| CY7C64345-32LQXC  | 32-pin QFN (5 × 5 mm)                     | 16            | 1            | 25           | Full-Speed USB mouse, Various  |
| CY7C64345-32LQXCT | 32-pin QFN (Tape and Reel),<br>(5 × 5 mm) | 16            | 1            | 25           | Full-Speed USB mouse, Various  |
| CY7C64346-32LQXCT | 32-pin QFN (Tape and Reel),<br>(5 × 5 mm) | 32            | 1            | 25           | Full-Speed USB keyboard, Various   |
| CY7C64355-48LTXC  | 48-pin QFN (7 × 7 mm)                     | 16            | 1            | 36           | Full-Speed USB keyboard, Various   |
| CY7C64355-48LTXCT | 48-pin QFN (Tape and Reel),<br>(7 × 7 mm) | 16            | 1            | 36           | Full-Speed USB keyboard, Various   |
| CY7C64356-48LTXC  | 48-pin QFN (7 × 7 mm)                     | 32            | 2            | 36           | Feature-rich Full-Speed USB keyboard, Various                              |
| CY7C64356-48LTXCT | 48-pin QFN (Tape and Reel),<br>(7 × 7 mm) | 32            | 2            | 36           | Feature-rich Full-Speed USB keyboard, Various                              |

## Table 26. Ordering Code - Industrial Parts

| Ordering Code     | Package Information                                   | Flash<br>(KB) | SRAM<br>(KB) | No. of GPIOs | Target Applications  |
|-------------------|---|---------------|--------------|--------------|--|
| CY7C64315-16LKXI  | 16-pin QFN, Industrial<br>(3 × 3 mm)                  | 16            | 1            |              | Mid-tier Full-Speed USB dongle,<br>Remote Control Host Module, Various |
| CY7C64315-16LKXIT | 16-pin QFN, Industrial (Tape<br>and Reel), (3 × 3 mm) | 16            | 1            |              | Mid-tier Full-Speed USB dongle,<br>Remote Control Host Module, Various |



## **Ordering Code Definitions**





# Acronyms

| Acronym | Description                       |
|---------|-----------------------------------|
| API     | Application Programming Interface |
| CPU     | Central Processing Unit           |
| GPIO    | General Purpose I/O               |
| ICE     | In-Circuit Emulator               |
| ILO     | Internal Low speed Oscillator     |
| IMO     | Internal Main Oscillator          |
| I/O     | Input/Output                      |
| LSb     | Least Significant Bit             |
| LVD     | Low Voltage Detect                |
| MSb     | Most Significant Bit              |
| POR     | Power On Reset                    |
| PPOR    | Precision Power On Reset          |
| PSoC    | Programmable System-on-Chip       |
| SLIMO   | Slow IMO                          |
| SRAM    | Static Random Access Memory       |

# **Document Conventions**

## **Units of Measure**


| Symbol | Unit of Measure               |
|--------|-------------------------------|
| °C     | degree Celsius                |
| dB     | decibel                       |
| fF     | femtofarad                    |
| Hz     | hertz                         |
| KB     | 1024 bytes                    |
| Kbit   | 1024 bits                     |
| kHz    | kilohertz                     |
| kΩ     | kilohm                        |
| MHz    | megahertz                     |
| MΩ     | megaohm                       |
| μA     | microampere                   |
| μF     | microfarad                    |
| μH     | microhenry                    |
| μS     | microsecond                   |
| μV     | microvolt                     |
| μVrms  | microvolts root-mean-square   |
| μW     | microwatt                     |
| mA     | milliampere                   |
| ms     | milli-second                  |
| mV     | millivolt                     |
| nA     | nanoampere                    |
| ns     | nanosecond                    |
| nV     | nanovolt                      |
| W      | ohm                           |
| pА     | picoampere                    |
| pF     | picofarad                     |
| рр     | peak-to-peak                  |
| ppm    | parts per million             |
| ps     | picosecond                    |
| sps    | samples per second            |
| σ      | sigma: one standard deviation |
| V      | volt                          |

## **Numeric Naming**

Hexadecimal numbers are represented with all letters in uppercase with an appended lowercase 'h' (for example, '14h' or '3Ah'). Hexadecimal numbers may also be represented by a '0x' prefix, the C coding convention. Binary numbers have an appended lowercase 'b' (for example, '01010100b' or '01000011b'). Numbers not indicated by an 'h', 'b', or '0x' are decimal.



Figure 21. Eye Diagram



### ■WORKAROUND

Avoid the trigger condition by using lower tolerance voltage regulators.

## ■FIX STATUS

This issue will not be corrected in the next new silicon revision.



# Document History Page (continued)

| Rev. | ECN No. | Orig. of<br>Change     | Submission<br>Date | Description of Change  |
|------|---------|------------------------|--------------------|--|
| *F   | 2583853 | TYJ /<br>PYRS /<br>HMT | 10/10/08           | Converted from Preliminary to Final<br>Added operating voltage ranges with USB<br>ADC resolution changed from 10-bit to 8-bit<br>Rephrased battery monitoring clause in page 1 to include "with external<br>components"<br>Included ADC specifications table<br>Included Voh7, Voh8, Voh9, Voh10 specs<br>Flash data retention – condition added to Note [11]<br>Input leakage spec changed to 25 nA max<br>Under AC Char, Frequency accuracy of ILO corrected<br>GPIO rise time for ports 0,1 and ports 2,3 made common<br>AC Programming specifications updated<br>Included AC Programming cycle timing diagram<br>AC SPI specification updated<br>Spec change for 32-QFN package<br>Input Leakage Current maximum value changed to 1 μA<br>Updated V <sub>OHV</sub> parameter in Table 13<br>Updated thermal impedances for the packages<br>Update Development Tools, add Designing with PSoC Designer. Edit, fix link<br>and table format. Update TMs. |
| *G   | 2653717 | DVJA /<br>PYRS         | 02/04/09           | Updated Features, Functional Overview, Development Tools, and Designing<br>with PSoC Designer sections with edits.<br>Removed 'GUI - graphical user interface' from Document Conventions<br>acronym table.<br>Removed 'O - Only a read/write register or bits' in Table 4<br>Edited Table 8: removed 10-bit resolution information and corrected units<br>column.<br>Added package handling section<br>Added 8K part 'CY7C64343-32LQXC' to Ordering Information.   |
| *H   | 2714694 | DVJA /<br>AESA         | 06/04/2009         | Updated Block Diagram.<br>Added Full Speed USB, 10-bit ADC, SPI, and I2C Slave sections.<br>ADC Resolution changed from 8-bit to 10-bit<br>Updated Table 9 DC Chip Level Specs<br>Updated Table10 DC Char - USB Interface<br>Updated Table 12 DC POR and LDV Specs<br>Changed operating temperature from Commercial to Industrial<br>Changed Temperature Range to Industrial: -40 to 85°C<br>Figure 9: Changed minimum CPU Frequency from 750 kHz to 5.7 MHz<br>Table 14: Removed "Maximum" from the F <sub>CPU</sub> description<br>Ordering Information: Replaced 'C' with 'I' in all part numbers to denote<br>Industrial Temp Range  |
| *    | 2764460 | DVJA /<br>AESA         | 09/16/2009         | Changed Table 12: ADC Specs<br>Added $F_{32K2}$ (Untrimmed) spec to Table 16: AC Chip level Specs<br>Changed $T_{RAMP}$ spec to $SR_{POWER\_UP}$ in Table 16: AC Chip Level Specs<br>Added Table 27: Typical Package Capacitance on Crystal Pins   |
| *J   | 2811903 | DVJA                   | 11/20/2009         | Added USB-IF TID number in Features on page 1. Added Note 5 on page 18 Changed $V_{IHP}$ in Table 12 on page 22.   |



# Document History Page (continued)

|      | t Title: CY7C<br>t Number: 00 |                    | C6434x/CY7C6       | 435x, enCoRe™ V Full Speed USB Controller  |
|------|-------------------------------|--------------------|--------------------|--|
| Rev. | ECN No.                       | Orig. of<br>Change | Submission<br>Date | Description of Change  |
| *К   | 2874274                       | KKU /<br>PYRS      | 02/05/10           | On page 4, changed the input voltage range from '0 V to 1.3 V' to '0 V to $V_{REFADC}$ '.<br>Added note for Operating Voltage in Table 6.<br>Updated Register Map.<br>Added SPI slave and master mode diagrams; in Table 19, changed $T_{OUT\_HIGH}$ parameter to $T_{OUT\_H}$ and modified description; in Table 20, updated $T_{SS\_CLK}$ and $T_{CLK}$ $_{SS}$ min values to 2/F $_{SCLK}$ and changed description of $T_{SS\_MISO}$ .<br>Added Vdd <sub>USB</sub> parameter in Table 6.<br>Updated package diagrams. |
| *L   | 3028310                       | XUT                | 09/13/2010         | Removed HPOR bit reference from DC POR and LVD Specifications<br>Updated Development Tools and Designing with PSoC Designer.<br>Added Ordering Code Definitions<br>Moved Acronyms and Document Conventions to end of document.   |
| *M   | 3048308                       | NXZ                | 10/06/2010         | Updated Features section as furnished in the CDT 74890<br>Updated datasheet as per new template<br>All footnotes updated sequentially  |
| *N   | 3557631                       | CSAI               | 03/21/2012         | Updated Getting Started.<br>Updated Package Diagrams.<br>Updated in new template.  |
| *0   | 3912957                       | NXZ                | 03/06/2013         | Updated Functional Overview (Updated The enCoRe V Core (Updated contents in the section), updated Full-Speed USB (Updated contents in the section)).<br>Updated Register Mapping Tables (Updated Table 3 (Replaced "EC0_ENBUS" with "ECO_ENBUS" and replaced "EC0_TRIM" with "ECO_TRIM")).<br>Updated Package Diagrams:<br>spec 001-09116 – Changed revision from *F to *H.<br>spec 001-42168 – Changed revision from *D to *E.<br>spec 001-13191 – Changed revision from *F to *G.                                      |
| *P   | 3979449                       | ANKC               | 04/23/2013         | Added Errata.  |
| *Q   | 4074443                       | ANKC               | 07/23/2013         | Added Errata footnotes (Note 8, 19).<br>Updated Electrical Specifications:<br>Updated Absolute Maximum Ratings:<br>Added Note 8 and referred the same note in LU parameter.<br>Updated AC Electrical Characteristics<br>Updated AC Chip Level Specifications:<br>Added Note 19 and referred the same note in TR parameter in Table 14.<br>Updated to new template.   |
| *R   | 4197134                       | ANKC               | 11/20/2013         | Updated Package Diagrams:<br>spec 001-09116 – Changed revision from *H to *I.<br>Completing Sunset Review.   |



# Document History Page (continued)

|      | Document Title: CY7C6431x/CY7C6434x/CY7C6435x, enCoRe™ V Full Speed USB Controller<br>Document Number: 001-12394 |                    |                    |   |  |  |
|------|--|--------------------|--------------------|---|--|--|
| Rev. | ECN No.  | Orig. of<br>Change | Submission<br>Date | Description of Change   |  |  |
| *S   | 4578605  | GINS               | 12/11/2014         | Updated Pin Information:<br>Updated 32-pin part pinout:<br>Updated Figure 7 (No change in figure, included CY7C64346 in figure caption).<br>Updated Package Diagrams:<br>spec 001-09116 – Changed revision from *I to *J.<br>Updated Ordering Information:<br>Updated Table 25:<br>Updated part numbers.                        |  |  |
| *Т   | 5548557  | ANKC               | 12/12/2016         | Updated Cypress Logo, Sales Page and Disclaimer.<br>Updated Figure 20 (spec 001-13191 *G to *H) in Package Diagrams.<br>Removed the following obsolete part numbers (Table 26) in Ordering<br>Information: CY7C64343-32LQXI, CY7C64343-32LQXIT,<br>CY7C64345-32LQXI, CY7C64345-32LQXIT, CY7C64356-48LTXI,<br>CY7C64356-48LTXIT. |  |  |



# Sales, Solutions, and Legal Information

## Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

### Products

| ARM <sup>®</sup> Cortex <sup>®</sup> Microcontrollers | cypress.com/arm        |
|---|------------------------|
| Automotive  | cypress.com/automotive |
| Clocks & Buffers                                      | cypress.com/clocks     |
| Interface   | cypress.com/interface  |
| Internet of Things                                    | cypress.com/iot        |
| Memory  | cypress.com/memory     |
| Microcontrollers                                      | cypress.com/mcu        |
| PSoC  | cypress.com/psoc       |
| Power Management ICs                                  | cypress.com/pmic       |
| Touch Sensing   | cypress.com/touch      |
| USB Controllers                                       | cypress.com/usb        |
| Wireless Connectivity                                 | cypress.com/wireless   |

# **PSoC<sup>®</sup> Solutions**

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

#### **Cypress Developer Community**

Forums | WICED IOT Forums | Projects | Video | Blogs | Training | Components

#### **Technical Support**

cypress.com/support

© Cypress Semiconductor Corporation, 2006-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners

#### Document Number: 001-12394 Rev. \*T

Revised December 12, 2016 Page 41 of 41 Purchase of I<sup>2</sup>C components from Cypress or one of its sublicensed Associated Companies conveys a license under the Philips I<sup>2</sup>C Patent Rights to use these components in an I<sup>2</sup>C system, provided that the system conforms to the I<sup>2</sup>C Standard Specification as defined by Philips. As from October 1st, 2006 Philips Semiconductors has a new trade name - NXP Semiconductors.