

Welcome to E-XFL.COM

Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details

Product Status	Active
Core Processor	ARM® Cortex®-A9
Number of Cores/Bus Width	2 Core, 32-Bit
Speed	800MHz
Co-Processors/DSP	Multimedia; NEON™ SIMD
RAM Controllers	LPDDR2, DDR3L, DDR3
Graphics Acceleration	Yes
Display & Interface Controllers	HDMI, Keypad, LCD, LVDS, MIPI/DSI, Parallel
Ethernet	10/100/1000Mbps (1)
SATA	SATA 3Gbps (1)
USB	USB 2.0 + PHY (3), USB 2.0 OTG + PHY (1)
Voltage - I/O	1.8V, 2.5V, 2.8V, 3.3V
Operating Temperature	-40°C ~ 105°C (TA)
Security Features	ARM TZ, A-HAB, CAAM, CSU, SJC, SNVS
Package / Case	624-FBGA, FCBGA
Supplier Device Package	624-FCBGA (21x21)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mcimx6dp7cvt8ab

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

2 Architectural Overview

The following subsections provide an architectural overview of the i.MX 6DualPlus/6QuadPlus processor system.

2.1 Block Diagram

Figure 2 shows the functional modules in the i.MX 6DualPlus/6QuadPlus processor system.



Figure 2. i.MX 6DualPlus/6QuadPlusIndustrial Grade System Block Diagram

NOTE

The numbers in brackets indicate number of module instances. For example, PWM (4) indicates four separate PWM peripherals.

Dower Currely	Conditions	Maximum C	Unit		
Power Supply	Conditions	Power Virus	CoreMark	Unit	
i.MX 6QuadPlus: VDD_ARM_IN + VDD_ARM23_IN	 ARM frequency = 792 MHz ARM LDOs set to 1.3V T_j = 105°C 	equency = 792 MHz 3270 209 DOs set to 1.3V 5°C equency = 792 MHz 1960 100			
i.MX 6DualPlus: VDD_ARM_IN ¹	 ARM frequency = 792 MHz ARM LDOs set to 1.3V T_j = 105°C 	1960	1000	mA	
i.MX 6DualPlus: or i.MX 6QuadPlus: VDD_SOC_IN	 Running 3DMark GPU frequency = 720 MHz SOC LDO set to 1.3V T_j = 105°C 	3700		mA	
VDD_HIGH_IN		125 ²		mA	
VDD_SNVS_IN		275 ³		μA	
USB_OTG_VBUS/ USB_H1_VBUS (LDO 3P0)	_	25 ⁴		mA	
	Primary Interface (IO) Supplies	5			
NVCC_DRAM	VCC_DRAM — (see note ⁵)				
NVCC_ENET	N=10	Use maximum IC	equation ⁶		
NVCC_LCD	N=29	Use maximum IO equation ⁶			
NVCC_GPIO	N=24	Use maximum IO equation ⁶			
NVCC_CSI	N=20	Use maximum IC			
NVCC_EIM0	N=19	Use maximum IC			
NVCC_EIM1	N=14	Use maximum IC			
NVCC_EIM2	N=20	Use maximum IC	equation ⁶		
NVCC_JTAG	N=6	Use maximum IC	equation ⁶		
NVCC_RGMII	N=6	Use maximum IC	equation ⁶		
NVCC_SD1	N=6	Use maximum IO equation ⁶			
NVCC_SD2	N=6	Use maximum IC	equation ⁶		
NVCC_SD3	N=11 Use maximum IO equation ⁶		equation ⁶		
NVCC_NANDF	N=26 Use maximum IO equatio		equation ⁶		
NVCC_MIPI	_	25.5		mA	
NVCC_LVDS2P5	_	NVCC_LVDS2P5 is VDD_HIGH_CAP at level. VDD_HIGH_C of handing the curren NVCC_LVDS2P5.	connected to the board AP is capable nt required by		

Table 8. Maximum Supply Currents

4.1.7 USB PHY Current Consumption

4.1.7.1 Power Down Mode

In power down mode, everything is powered down, including the VBUS valid detectors, typical condition. Table 10 shows the USB interface current consumption in power down mode.

Table 10. USB PHY Current Consumption in Power Down Mode

	VDD_USB_CAP (3.0 V)	VDD_HIGH_CAP (2.5 V)	NVCC_PLL_OUT (1.1 V)	
Current	5.1 μA	1.7 μΑ	<0.5 µA	

NOTE

The currents on the VDD_HIGH_CAP and VDD_USB_CAP were identified to be the voltage divider circuits in the USB-specific level shifters.

4.1.8 SATA Typical Power Consumption

Table 11 provides SATA PHY currents for certain Tx operating modes.

NOTE

Tx power consumption values are provided for a single transceiver. If T = single transceiver power and C = Clock module power, the total power required for N lanes = N x T + C.

Table	11.	SATA	PHY	Current	Drain
14010		•••••		••••••	

Mode	Test Conditions	Supply	Typical Current	Unit
P0: Full-power state ¹	Single Transceiver	SATA_VP	11	mA
		SATA_VPH	13	
	Clock Module	SATA_VP	6.9	
		SATA_VPH	6.2	
P0: Mobile ²	Single Transceiver	SATA_VP	11	mA
		SATA_VPH	11	
	Clock Module	SATA_VP	6.9	
		SATA_VPH	6.2	
P0s: Transmitter idle	Single Transceiver	SATA_VP	9.4	mA
		SATA_VPH	2.9	
	Clock Module	SATA_VP	6.9	
		SATA_VPH	6.2]

4.2 **Power Supplies Requirements and Restrictions**

The system design must comply with power-up sequence, power-down sequence, and steady state guidelines as described in this section to ensure the reliable operation of the device. Any deviation from these sequences may result in the following situations:

- Excessive current during power-up phase
- Prevention of the device from booting
- Irreversible damage to the processor

4.2.1 Power-Up Sequence

For power-up sequence, the restrictions are as follows:

- VDD_SNVS_IN supply must be turned ON before any other power supply. It may be connected (shorted) with VDD_HIGH_IN supply.
- If a coin cell is used to power VDD_SNVS_IN, then ensure that it is connected before any other supply is switched on.
- The SRC_POR_B signal controls the processor POR and must be immediately asserted at power-up and remain asserted until the VDD_ARM_CAP, VDD_SOC_CAP, and VDD_PU_CAP supplies are stable. VDD_ARM_IN and VDD_SOC_IN may be applied in either order with no restrictions.

Ensure that there is no back voltage (leakage) from any supply on the board towards the 3.3 V supply (for example, from the external components that use both the 1.8 V and 3.3 V supplies).

NOTE

USB_OTG_VBUS and USB_H1_VBUS are not part of the power supply sequence and can be powered at any time.

4.2.2 Power-Down Sequence

There are no special restrictions for i.MX 6DualPlus/6QuadPlus SoC.

4.2.3 Power Supplies Usage

- All I/O pins must not be externally driven while the I/O power supply for the pin (NVCC_xxx) is OFF. This can cause internal latch-up and malfunctions due to reverse current flows. For information about I/O power supply of each pin, see the "Power Group" column of Table 87, "21 x 21 mm Functional Contact Assignments".
- When the SATA interface is not used, the SATA_VP and SATA_VPH supplies should be grounded. The input and output supplies for rest of the ports (SATA_REXT, SATA_PHY_RX_N, SATA_PHY_RX_P, and SATA_PHY_TX_N) can remain unconnected. It is recommended not to turn OFF the SATA_VPH supply while the SATA_VP supply is ON, as it may lead to excessive power consumption. If boundary scan test is used, SATA_VP and SATA_VPH must remain powered.

Parameters	Symbol	Test Conditions	Min	Мах	Unit
Differential Input Logic Low	Vil(diff)	—	See Note ²	-0.26	
Input current (no pull-up/down)	lin	Vin = 0 or OVDD	-2.5	2.5	μA
Pull-up/pull-down impedance mismatch	MMpupd	_	-15	+15	%
240 Ω unit calibration resolution	Rres	_	—	10	Ω
Keeper circuit resistance	Rkeep	—	110	175	kΩ

Table 23. LPDDR2 I/O DC Electrical Parameters¹ (continued)

¹ Note that the JEDEC LPDDR2 specification (JESD209_2B) supersedes any specification in this document.

² The single-ended signals need to be within the respective limits (Vih(dc) max, Vil(dc) min) for single-ended signals as well as the limitations for overshoot and undershoot (see Table 28).

4.6.4.2 DDR3/DDR3L Mode I/O DC Parameters

For details on supported DDR memory configurations, see Section 4.10.2, "MMDC Supported DDR3/DDR3L/LPDDR2 Configurations."

The parameters in Table 24 are guaranteed per the operating ranges in Table 6, unless otherwise noted.

Parameters	Symbol	Test Conditions	Min	Мах	Unit
High-level output voltage	Voh	loh = -0.1 mA Voh (DSE = 001)	0.8 × OVDD ¹		V
	Von	loh = -1 mA Voh (for all except DSE = 001)	0.0 × 0400		v
Low-level output voltage	Vol	lol = 0.1 mA Vol (DSE = 001)		0.2 × 0\/DD	V
				0.2 × 0100	v
Input reference voltage	Vref ²	—	$0.49 \times \text{OVDD}$	$0.51 \times OVDD$	
DC input Logic High	Vih(dc)	_	Vref+0.1	OVDD	V
DC input Logic Low	Vil(dc)	_	OVSS	Vref-0.1	V
Differential input Logic High	Vih(diff)	_	0.2	See Note ³	V
Differential input Logic Low	Vil(diff)	_	See Note ³	-0.2	V
Termination Voltage	Vtt	Vtt tracking OVDD/2	$0.49 \times \text{OVDD}$	$0.51 \times \text{OVDD}$	V
Input current (no pull-up/down)	lin	Vin = 0 or OVDD	-2.9	2.9	μA
Pull-up/pull-down impedance mismatch	MMpupd	_	-10	10	%
240 Ω unit calibration resolution	Rres	_	_	10	Ω
Keeper circuit resistance	Rkeep	_	105	175	kΩ

Table 24. DDR3/DDR3L I/O DC Electrical Parameters

¹ OVDD – I/O power supply (1.425 V–1.575 V for DDR3 and 1.283 V–1.45 V for DDR3L).

² Vref – DDR3/DDR3L external reference voltage.

³ The single-ended signals need to be within the respective limits (Vih(dc) max, Vil(dc) min) for single-ended signals as well as the limitations for overshoot and undershoot (see Table 29).

4.6.5 LVDS I/O DC Parameters

The LVDS interface complies with TIA/EIA 644-A standard. See TIA/EIA STANDARD 644-A, *"Electrical Characteristics of Low Voltage Differential Signaling (LVDS) Interface Circuits"* for details.

Table 25 shows the Low Voltage Differential Signalling (LVDS) I/O DC parameters.

Parameter	Symbol	Test Conditions	Min	Мах	Unit
Output Differential Voltage	V _{OD}	Rload=100 Ω between padP and padN	250	450	mV
Output High Voltage	V _{OH}	I _{OH} = 0 mA	1.25	1.6	
Output Low Voltage	V _{OL}	I _{OL} = 0 mA	0.9	1.25	V
Offset Voltage	V _{OS}	—	1.125	1.375	1

Table 25. LVDS I/O DC Parameters

4.7 I/O AC Parameters

This section includes the AC parameters of the following I/O types:

- General Purpose I/O (GPIO)
- Double Data Rate I/O (DDR) for LPDDR2 and DDR3/DDR3L modes
- LVDS I/O

The GPIO and DDR I/O load circuit and output transition time waveforms are shown in Figure 4 and Figure 5.



CL includes package, probe and fixture capacitance

Figure 4. Load Circuit for Output



Figure 5. Output Transition Time Waveform

4.7.2 DDR I/O AC Parameters

For details on supported DDR memory configurations, see Section 4.10.2, "MMDC Supported DDR3/DDR3L/LPDDR2 Configurations."

Table 28 shows the AC parameters for DDR I/O operating in LPDDR2 mode.

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
AC input logic high	Vih(ac)	—	Vref + 0.22		OVDD	V
AC input logic low	Vil(ac)	—	0		Vref - 0.22	V
AC differential input high voltage ²	Vidh(ac)	—	0.44	_	—	V
AC differential input low voltage	Vidl(ac)	—	—	_	0.44	V
Input AC differential cross point voltage ³	Vix(ac)	Relative to Vref	-0.12	_	0.12	V
Over/undershoot peak	Vpeak	—	—	_	0.35	V
Over/undershoot area (above OVDD or below OVSS)	Varea	400 MHz	—		0.2	V-ns
Single output slew rate, measured between Vol(ac) and Voh(ac)	tsr	50 Ω to Vref. 5 pF load. Drive impedance = 4 0 $\Omega \pm 30\%$	1.5	_	3.5	V/ns
		50 Ω to Vref. 5pF load. Drive impedance = 60 $\Omega \pm 30\%$	1	_	2.5	
Skew between pad rise/fall asymmetry + skew caused by SSN	t _{SKD}	clk = 400 MHz	_	_	0.1	ns

Table 28. DDR I/O LPDDR2 Mode AC Parameters¹

¹ Note that the JEDEC LPDDR2 specification (JESD209_2B) supersedes any specification in this document.

² Vid(ac) specifies the input differential voltage IVtr – Vcpl required for switching, where Vtr is the "true" input signal and Vcp is the "complementary" input signal. The Minimum value is equal to Vih(ac) – Vil(ac).

³ The typical value of Vix(ac) is expected to be about 0.5 × OVDD. and Vix(ac) is expected to track variation of OVDD. Vix(ac) indicates the voltage at which differential input signal must cross.

Table 29 shows the AC parameters for DDR I/O operating in DDR3/DDR3L mode.

Table 29. DDR I/	DDR3/DDR3L	Mode AC Parameters ¹
------------------	------------	---------------------------------

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
AC input logic high	Vih(ac)	_	Vref + 0.175	—	OVDD	V
AC input logic low	Vil(ac)	—	0	_	Vref – 0.175	V
AC differential input voltage ²	Vid(ac)	—	0.35	_	—	V
Input AC differential cross point voltage ³	Vix(ac)	Relative to Vref	Vref – 0.15	_	Vref + 0.15	V
Over/undershoot peak	Vpeak	—	—	_	0.4	V
Over/undershoot area (above OVDD or below OVSS)	Varea	533 MHz	_	—	0.5	V-ns

Table 34. Reset Timing Parameters

ID	Parameter	Min	Max	Unit
CC1	Duration of SRC_POR_B to be qualified as valid	1		XTALOSC_RTC_XTALI cycle

4.9.2 WDOG Reset Timing Parameters

Figure 9 shows the WDOG reset timing and Table 35 lists the timing parameters.



Figure 9. WDOG1_B Timing Diagram

Table 35. WDOG1_B Timing Parameters

ID	Parameter	Min	Мах	Unit
CC3	Duration of WDOG1_B Assertion	1		XTALOSC_RTC_ XTALI cycle

NOTE

XTALOSC_RTC_XTALI is approximately 32 kHz. XTALOSC_RTC_XTALI cycle is one period or approximately 30 µs.

NOTE

WDOG1_B output signals (for each one of the Watchdog modules) do not have dedicated pins, but are muxed out through the IOMUX. See the IOMUX manual for detailed information.

4.9.3 External Interface Module (EIM)

The following subsections provide information on the EIM. Maximum operating frequency for EIM data transfer is 104 MHz. Timing parameters in this section that are given as a function of register settings or clock periods are valid for the entire range of allowed frequencies (0–104 MHz).



Figure 12 to Figure 15 provide few examples of basic EIM accesses to external memory devices with the timing parameters mentioned previously for specific control parameters settings.

Figure 12. Synchronous Memory Read Access, WSC=1



Figure 13. Synchronous Memory, Write Access, WSC=1, WBEA=0 and WADVN=0



Figure 20. DTACK Mode Read Access (DAP=0)



Figure 21. DTACK Mode Write Access (DAP=0)

Ref No.	Parameter	Determination by Synchronous measured parameters	Min	Max	Unit
WE31	EIM_CSx_B valid to Address Valid	WE4-WE6-CSA×t	-3.5-CSA×t	3.5-CSA×t	ns
WE32	Address Invalid to EIM_CSx_B Invalid	WE7-WE5-CSN×t	-3.5-CSN×t	3.5-CSN×t	ns
WE32A (muxed A/D)	EIM_CSx_B valid to Address Invalid	t+WE4-WE7+ (ADVN+ADVA+1-CSA)×t	t - 3.5+(ADVN+A DVA+1-CSA)×t	t + 3.5+(ADVN+ADVA+ 1-CSA)×t	ns
WE33	EIM_CSx_B Valid to EIM_WE_B Valid	WE8-WE6+(WEA-WCSA)×t	-3.5+(WEA-WCS A)×t	3.5+(WEA-WCSA)×t	ns
WE34	EIM_WE_B Invalid to EIM_CSx_B Invalid	WE7-WE9+(WEN-WCSN)×t	-3.5+(WEN-WCS N)×t	3.5+(WEN-WCSN)×t	ns
WE35	EIM_CSx_B Valid to EIM_OE_B Valid	WE10- WE6+(OEA-RCSA)×t	-3.5+(OEA-RCS A)×t	3.5+(OEA-RCSA)×t	ns
WE35A (muxed A/D)	EIM_CSx_B Valid to EIM_OE_B Valid	WE10-WE6+(OEA+RADVN+R ADVA+ADH+1-RCSA)×t	-3.5+(OEA+RAD VN+RADVA+ADH +1-RCSA)×t	3.5+(OEA+RADVN+RA DVA+ADH+1-RCSA)×t	ns
WE36	EIM_OE_B Invalid to EIM_CSx_B Invalid	WE7-WE11+(OEN-RCSN)×t	-3.5+(OEN-RCS N)×t	3.5+(OEN-RCSN)×t	ns
WE37	EIM_CSx_B Valid to EIM_EBx_B Valid (Read access)	WE12-WE6+(RBEA-RCSA)×t	-3.5+(RBEA- RC SA)×t	3.5+(RBEA - RCSA)×t	ns
WE38	EIM_EBx_B Invalid to EIM_CSx_B Invalid (Read access)	WE7-WE13+(RBEN-RCSN)×t	-3.5+ (RBEN-RCSN)×t	3.5+(RBEN-RCSN)×t	ns
WE39	EIM_CSx_B Valid to EIM_LBA_B Valid	WE14-WE6+(ADVA-CSA)×t	-3.5+ (ADVA-CSA)×t	3.5+(ADVA-CSA)×t	ns

Table 38. EIM Asynch	nronous Timing Parame	eters Relative to Chip Select ^{1, 2}
----------------------	-----------------------	---

4.11.1 Asynchronous Mode AC Timing (ONFI 1.0 Compatible)

Asynchronous mode AC timings are provided as multiplications of the clock cycle and fixed delay. The Maximum I/O speed of GPMI in Asynchronous mode is about 50 MB/s. Figure 22 through Figure 25 depict the relative timing between GPMI signals at the module level for different operations under Asynchronous mode. Table 40 describes the timing parameters (NF1–NF17) that are shown in the figures.



Figure 22. Command Latch Cycle Timing Diagram



Figure 23. Address Latch Cycle Timing Diagram





4.11.2 Source Synchronous Mode AC Timing (ONFI 2.x Compatible)

Figure 27 shows the write and read timing of Source Synchronous mode.



Figure 27. Source Synchronous Mode Command and Address Timing Diagram

ID	Parameter ^{1,2}	Symbol	Expression ²	Min	Max	Condition ³	Unit
81	ESAI_TX_CLK rising edge to ESAI_TX_FS out (wr) low ⁵			_	22.0 12.0	x ck i ck	ns
82	ESAI_TX_CLK rising edge to ESAI_TX_FS out (wI) high			_	19.0 9.0	x ck i ck	ns
83	ESAI_TX_CLK rising edge to ESAI_TX_FS out (wl) low		_	_	20.0 10.0	x ck i ck	ns
84	ESAI_TX_CLK rising edge to data out enable from high impedance		_	_	22.0 17.0	x ck i ck	ns
86	ESAI_TX_CLK rising edge to data out valid			_	19.0 13.0	x ck i ck	ns
87	ESAI_TX_CLK rising edge to data out high impedance ⁶⁷		_	_	21.0 16.0	x ck i ck	ns
89	ESAI_TX_FS input (bl, wr) setup time before ESAI_TX_CLK falling edge ⁵		_	2.0 18.0	_	x ck i ck	ns
90	ESAI_TX_FS input (wI) setup time before ESAI_TX_CLK falling edge		_	2.0 18.0	_	x ck i ck	ns
91	ESAI_TX_FS input hold time after ESAI_TX_CLK falling edge		_	4.0 5.0	_	x ck i ck	ns
95	ESAI_RX_HF_CLK/ESAI_TX_HF_CLK clock cycle	_	2 x T _C	15	_	—	ns
96	ESAI_TX_HF_CLK input rising edge to ESAI_TX_CLK output	_	—	_	18.0	_	ns
97	ESAI_RX_HF_CLK input rising edge to ESAI_RX_CLK output		_	_	18.0	_	ns

Table 45. Enhanced Serial Audio Interface (ESAI) Timing (continued)

¹ i ck = internal clock

x ck = external clock

i ck a = internal clock, asynchronous mode

(asynchronous implies that ESAI_TX_CLK and ESAI_RX_CLK are two different clocks)

i ck s = internal clock, synchronous mode

(synchronous implies that ESAI_TX_CLK and ESAI_RX_CLK are the same clock)

² bl = bit length

- wl = word length
- wr = word length relative
- ³ ESAI_TX_CLK(ESAI_TX_CLK pin) = transmit clock

ESAI_RX_CLK(ESAI_RX_CLK pin) = receive clock

ESAI_TX_FS(ESAI_TX_FS pin) = transmit frame sync

ESAI_RX_FS(ESAI_RX_FS pin) = receive frame sync

ESAI_TX_HF_CLK(ESAI_TX_HF_CLK pin) = transmit high frequency clock

ESAI_RX_HF_CLK(ESAI_RX_HF_CLK pin) = receive high frequency clock

⁴ For the internal clock, the external clock cycle is defined by lcyc and the ESAI control register.

⁵ The word-relative frame sync signal waveform relative to the clock operates in the same manner as the bit-length frame sync signal waveform, but it spreads from one serial clock before the first bit clock (like the bit length frame sync signal), until the second-to-last bit clock of the first word in the frame.

⁶ Periodically sampled and not 100% tested.



Figure 35. ESAI Transmitter Timing

4.12.5.3 RGMII Signal Switching Specifications

The following timing specifications meet the requirements for RGMII interfaces for a range of transceiver devices.

Symbol	Description	Min	Max	Unit
T _{cyc} ²	Clock cycle duration	7.2	8.8	ns
T _{skewT} ³	Data to clock output skew at transmitter	-100	900	ps
T _{skewR} ³	Data to clock input skew at receiver	1	2.6	ns
Duty_G ⁴	Duty cycle for Gigabit	45	55	%
Duty_T ⁴	Duty cycle for 10/100T	40	60	%
Tr/Tf	Rise/fall time (20–80%)	—	0.75	ns

Table 54. RGMII Signal	I Switching	Specifications ¹
------------------------	-------------	-----------------------------

¹ The timings assume the following configuration: DDR_SEL = (11)b

DSE (drive-strength) = (111)b

 $^2~$ For 10 Mbps and 100 Mbps, T_{cyc} will scale to 400 ns ±40 ns and 40 ns ±4 ns respectively.

³ For all versions of RGMII prior to 2.0; This implies that PC board design will require clocks to be routed such that an additional delay of greater than 1.2 ns and less than 1.7 ns will be added to the associated clock signal. For 10/100, the max value is unspecified.

⁴ Duty cycle may be stretched/shrunk during speed changes or while transitioning to a received packet's clock domain as long as minimum duty cycle is not violated and stretching occurs for no more than three Tcyc of the lowest speed transitioned between.



Figure 45. RGMII Transmit Signal Timing Diagram Original

4.12.10.3 Electrical Characteristics

Figure 59 depicts the sensor interface timing. IPU2_CSIx_PIX_CLK signal described here is not generated by the IPU. Table 59 lists the sensor interface timing characteristics.



Figure 59. Sensor Interface Timing Diagram

Table 59. Sensor Interface Timing Characteristics

ID	Parameter	Symbol	Min	Мах	Unit
IP1	Sensor output (pixel) clock frequency	Fpck	0.01	180	MHz
IP2	Data and control setup time	Tsu	2	—	ns
IP3	Data and control holdup time	Thd	1	—	ns
—	Vsync to Hsync	Tv-h	1/Fpck	—	ns
—	Vsync and Hsync pulse width	Tpulse	1/Fpck	—	ns
—	Vsync to first data	Tv-d	1/Fpck	_	ns

4.12.10.4 IPU Display Interface Signal Mapping

The IPU supports a number of display output video formats. Table 60 defines the mapping of the Display Interface Pins used during various supported video interface formats.

i.MX 6DualPlus/6QuadPlus				LCD				
	RGB,	R	GB/TV	Signal A	Allocation	(Examp	le)	Comment ^{1,2}
Port Name (x = 0, 1)	Signal Name (General)	16-bit RGB	18-bit RGB	24 Bit RGB	8-bit YCrCb ³	16-bit YCrCb	20-bit YCrCb	
IPUx_DISPx_DAT00	DAT[0]	B[0]	B[0]	B[0]	Y/C[0]	C[0]	C[0]	—
IPUx_DISPx_DAT01	DAT[1]	B[1]	B[1]	B[1]	Y/C[1]	C[1]	C[1]	—
IPUx_DISPx_DAT02	DAT[2]	B[2]	B[2]	B[2]	Y/C[2]	C[2]	C[2]	Ι
IPUx_DISPx_DAT03	DAT[3]	B[3]	B[3]	B[3]	Y/C[3]	C[3]	C[3]	_
IPUx_DISPx_DAT04	DAT[4]	B[4]	B[4]	B[4]	Y/C[4]	C[4]	C[4]	_

Table 60. Video Signal Cross-Reference

4.12.12.9 Low-Power Receiver Timing





4.12.13 HSI Host Controller Timing Parameters

This section describes the timing parameters of the HSI Host Controller which are compliant with High-Speed Synchronous Serial Interface (HSI) Physical Layer specification version 1.01.

4.12.13.1 Synchronous Data Flow



Figure 71. Synchronized Data Flow READY Signal Timing (Frame and Stream Transmission)

4.12.13.2 Pipelined Data Flow



Figure 72. Pipelined Data Flow READY Signal Timing (Frame Transmission Mode)

Package Information and Contact Assignments

Pall Nama	Before Reset State				
Dali Nalle	Input/Output	Value			
EIM_LBA	Input	PD (100K)			
EIM_RW	Input	PD (100K)			
EIM_WAIT	Input	PD (100K)			
GPIO_17	Output	Drive state unknown (x)			
GPIO_19	Output	Drive state unknown (x)			
KEY_COL0	Output	Drive state unknown (x)			

Table 88. Signals with Differing Before Reset and After Reset States (continued)

Rev. Number	Date	Substantive Change(s)
2 (Cont.)	09/2017	 Section 4.6.4, "RGMII I/O 2.5V I/O DC Electrical Parameters" on page 40: Added section and table. Section 4.10, "Multi-Mode DDR Controller (MMDC)" on page 62: Replaced section with new content. Was 4.9.4 "DDR SDRAM Specific Parameters (DDR3/DDR3L/LPDDR2)" with timing diagrams and parameter tables for DDR. Table 47, "eMMC4.4/4.41 Interface Timing Specification," on page 79: Corrected SD3, uSDHC Input Setup Time, minimum value from 2.6ns to 1.7ns. Added footnote to Card Input Clock regarding duty cycle range. Table 48, "SDR50/SDR104 Interface Timing Specification," on page 80: Changes to Min/Max values: SD2 min from: 0.3 x tCLK; to: 0.46 x tCLK SD2 max from: 0.7 x tCLK to: 0.54 x tCLK SD3 min from: 0.3 x tCLK; to: 0.46 x tCLK SD5 max from: 1 ns; to: 0.74 ns Table 58, "Camera Input Signal Cross Reference, Format, and Bits Per Cycle," on page 93: Changed RGB565, 16 bits column heading from 2 cycles to 1 cycle. Table 86, "21 x 21 mm Supplies Contact Assignment," on page 138: Added description to ZQPAD. Added description to GPANAIO row: "output for NXP use only" Table 87, "21 x 21 mm Functional Contact Assignments," on page 140: Changed DRAM_SDCLK_0,DRAM_SDCLK_1 from "Input-Hi-Z" to "Output-0".
1	3/2016	 Revision 1 changes are within Table 20, "Maximum Supply Currents" on page 48 Changed: VDD-ARM_IN with condition 792 MHz, CoreMark maximum current value from 1250 to 1000 Added footnote regarding values are assumed when VDD_ARM23_IN and VDD_ARM23_CAP are connected to ground.

Table 90. i.MX 6DualPlus/6QuadPlus Data Sheet Document Re	evision History (continued)
---	-----------------------------