E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	eZ8
Core Size	8-Bit
Speed	20MHz
Connectivity	-
Peripherals	Brown-out Detect/Reset, LED, POR, PWM, WDT
Number of I/O	17
Program Memory Size	1KB (1K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	A/D 7x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SSOP (0.209", 5.30mm Width)
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z8f0130hh020eg

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Block Diagram

Figure 1 displays a block diagram of the Z8 Encore! F0830 Series architecture.




Figure 1. Z8 Encore! F0830 Series Block Diagram

13

Pin Characteristics

Table 5 provides detailed characteristics of each pin available on the Z8 Encore! F0830 Series 20- and 28-pin devices. Data in Table 5 are sorted alphabetically by the pin symbol mnemonic.

Symbol Mnemonic	Direction	Reset Direction	Active Low or Active High	Tristate Output	Internal Pull-Up or Pull-Down	Schmitt- Trigger Input	Open Drain Output	5V Tolerance
AV _{DD}	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A
AV _{SS}	N/A	N/A	N/A	N/A	N/A	N/A	N/A	NA
DBG	I/O	I	N/A	Yes	No	Yes	Yes	Yes
PA[7:0]	I/O	Ι	N/A	Yes	Programma- ble pull-up	Yes	Yes, Programma- ble	PA[7:2] only
PB[7:0]	I/O	I	N/A	Yes	Programma- ble pull-up	Yes	Yes, Programma- ble	PB[7:6] only
PC[7:0]	I/O	Ι	N/A	Yes	Programma- ble pull-up	Yes	Yes, Programma- ble	PC[7:3] only
RESET/PD0	I/O	I/O (defaults <u>to</u> RESET)	Low (in RESET mode)	Yes (PD0 only)	Programma- ble for PD0; always on for RESET	Yes	Programma- ble for PD0; always on for RESET	Yes
V _{DD}	N/A	N/A	N/A	N/A			N/A	N/A
V _{SS}	N/A	N/A	N/A	N/A			N/A	N/A

Table 5. Pin Characteristics (20- and 28-pin Devices)



Note: PB6 and PB7 are available only in devices without an ADC function.

The eZ8 CPU fetches the reset vector at program memory addresses 0002H and 0003H and loads that value into the program counter. Program execution begins at the reset vector address. Following Stop Mode Recovery, the STOP bit in the Reset Status (RSTSTAT) Register is set to 1. Table 11 lists the Stop Mode Recovery sources and resulting actions. The following sections provide more details about each of the Stop Mode Recovery sources.

Operating Mode	Stop Mode Recovery Source	Action		
STOP Mode	Watchdog Timer time-out when configured for Reset	Stop Mode Recovery		
	Watchdog Timer time-out when configured for interrupt	Stop Mode Recovery followed by interrup (if interrupts are enabled)		
	Data transition on any GPIO port pin enabled as a Stop Mode Recovery source	Stop Mode Recovery		
	Assertion of external RESET Pin	System reset		
	Debug pin driven Low	System reset		

Table 11. Stop Mode Recovery Sources and Resulting Action

Stop Mode Recovery using WDT Time-Out

If the Watchdog Timer times out during STOP Mode, the device undergoes a Stop Mode Recovery sequence. In the Reset Status (RSTSTAT) Register, the WDT and STOP bits are set to 1. If the Watchdog Timer is configured to generate an interrupt upon time-out and the Z8 Encore! F0830 Series device is configured to respond to interrupts, the eZ8 CPU services the WDT interrupt request following the normal Stop Mode Recovery sequence.

Stop Mode Recovery using GPIO Port Pin Transition

Each of the GPIO port pins may be configured as a Stop Mode Recovery input source. If any GPIO pin is enabled as a Stop Mode Recovery source, a change in the input pin value (from High to Low or from Low to High) initiates Stop Mode Recovery. In the Reset Status (RSTSTAT) Register, the STOP bit is set to 1.

Caution: In STOP Mode, the GPIO Port Input Data registers (PxIN) are disabled. These Port Input Data registers record the port transition only if the signal stays on the port pin through the end of the Stop Mode Recovery delay. As a result, short pulses on the port pin can initiate Stop Mode Recovery without being written to the Port Input Data Register or without initiating an interrupt (if enabled for that pin).

45

Port A–D Stop Mode Recovery Source Enable Subregisters

The Port A–D Stop Mode Recovery Source Enable Subregister, shown in Table 25, is accessed through the Port A–D Control Register by writing 05H to the Port A–D Address Register. Setting the bits in the Port A–D Stop Mode Recovery Source Enable subregisters to 1 configures the specified port pins as a Stop Mode Recovery source. During STOP Mode, any logic transition on a port pin enabled as a Stop Mode Recovery source initiates a Stop Mode Recovery event.

Table 25. Port A–D Stop Mode Recovery Source Enable Subregisters (PxSMRE)

Bit	7	6	5	4	3	2	1	0		
Field	PSMRE7	PSMRE6	PSMRE5	PSMRE4	PSMRE3	PSMRE2	PSMRE1	PSMRE0		
RESET	0	0	0	0	0	0	0	0		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Address	If 05H ir	If 05H in Port A–D Address Register, accessible through the Port A–D Control Register								

Bit Description

[7:0] **Port Stop Mode Recovery Source Enable**

PSMREx 0 = The port pin is not configured as a Stop Mode Recovery source. Transitions on this pin during STOP Mode do not initiate Stop Mode Recovery.

1 = The port pin is configured as a Stop Mode Recovery source. Any logic transition on this pin during STOP Mode initiates Stop Mode Recovery.

Note: x indicates the specific GPIO port pin number (7-0).

Port A–D Pull-up Enable Subregisters

The Port A–D Pull-Up Enable Subregister is accessed through the Port A–D Control Register by writing 06H to the Port A–D Address Register. See Table 26. Setting the bits in the Port A–D Pull-Up Enable subregisters enables a weak internal resistive pull-up on the specified port pins.

Bit	1	6	5	4	3	2	1	0	
Field	PPUE7	PPUE6	PPUE5	PPUE4	PPUE3	PPUE2	PPUE1	PPUE0	
RESET	0	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Address	If 06H in Port A–D Address Register, accessible through the Port A–D Control Register								

Table 26. Port A–D Pull-Up Enable Subregisters (PxPUE)

Bit	Description				
[7:0]	Port Pull-Up Enable				
PxPUE	0 = The weak pull-up on the port pin is disabled.				
	1 = The weak pull-up on the port pin is enabled.				
Note: x indicates the specific GPIO port pin number (7–0).					

Comparator

The Z8 Encore! F0830 Series devices feature a general purpose comparator that compares two analog input signals. A GPIO (CINP) pin provides the positive comparator input. The negative input (CINN) can be taken from either an external GPIO pin or from an internal reference. The output is available as an interrupt source or can be routed to an external pin using the GPIO multiplex. The comparator includes the following features:

- Positive input is connected to a GPIO pin
- Negative input can be connected to either a GPIO pin or a programmable internal reference
- Output can be either an interrupt source or an output to an external pin

Operation

One of the comparator inputs can be connected to an internal reference that is a user-selectable reference and is user-programmable with 200mV resolution.

The comparator can be powered down to save supply current. For details, see the <u>Power</u> <u>Control Register 0</u> section on page 31.

Caution: As a result of the propagation delay of the comparator, Zilog does not recommend enabling the comparator without first disabling interrupts and waiting for the comparator output to settle. This delay prevents spurious interrupts after comparator enabling.

The following example shows how to safely enable the comparator:

```
di
ld cmp0,r0; load some new configuration
nop
nop ; wait for output to settle
clr irq0; clear any spurious interrupts pending
ei
```

Flash Frequency High and Low Byte Registers

The Flash Frequency High and Low Byte registers, shown in Tables 76 and 77, combine to form a 16-bit value, FFREQ, to control timing for Flash program and erase operations. The 16-bit binary Flash frequency value must contain the system clock frequency (in kHz) and is calculated using the following equation:

 $FFREQ[15:0] = \{FFREQH[7:0], FFREQL[7:0]\} = \frac{System Clock Frequency}{1000}$

Caution: Flash programming and erasure is not supported for system clock frequencies below 10kHz or above 20MHz. The Flash Frequency High and Low Byte registers must be loaded with the correct value to ensure proper operation of the device.

Bit	7	6	5	4	3	2	1	0	
Field	FFREQH								
RESET	0	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Address		FFAH							

Bit	Description
[7:0]	Flash Frequency High Byte
FFREQH	High byte of the 16-bit Flash frequency value.

Table 77. Flash Frequency Low Byte Register (FFREQL)

Bit	7	6	5	4	3	2	1	0		
Field	FFREQL									
RESET	0									
R/W	R/W									
Address		FFBH								

Bit	Description
[7:0]	Flash Frequency High Byte
FFREQL	Low byte of the 16-bit Flash frequency value.

Bit	7	6	5	4	3	2	1	0	
Field		TRMDR: Trim Bit Data							
RESET	0	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Address		FF7H							

Table 80. Trim Bit Data Register (TRMDR)

Flash Option Bit Address Space

The first two bytes of Flash program memory at addresses 0000H and 0001H are reserved for the user-programmable Flash option bits. See Tables 81 and 82.

Bit	7	6	5	4	3	2	1	0
Field	WDT_RES	WDT_AO	OSC_S	EL[1:0]	VBO_AO	FRP	Reserved	FWP
RESET	U	U	U	U	U	U	U	U
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Address			Р	rogram Mer	nory 0000H			
Note: U =	Unchanged by	Reset. R/W :	= Read/Write					
Bit	Descriptio	<u></u>						
[7] WDT_RES	6 0 = Watch enable 1 = Watch gramm	ed for the eZ dog Timer ti ned (erased	me-out gen 8 CPU to a me-out cau) Flash.	cknowledge	the interrup	t request.	pts must be ault setting fo	
[6] WDT_AO	0 = On ap Timer 1 = Watch Watch	cannot be d dog Timer is	system pow isabled. s enabled oi an only be o	n execution	of the WDT	instruction.	y enabled. V Once enabl ault setting fo	ed, the
[5:4] OSC_SEL	00 = On-c 01 = Minin 10 = Media to 5.0 11 = Maxir	num power um power fo)MHz).	r configured for use with or use with n for use with	very low fre nedium freq high freque	uency crysta	stals (32 kH als or ceram	(<4MHz). Iz to 1.0MHz nic resonator o 20.0MHz).	s (0.5MHz

Table 81. Flash Option Bits at Program Memory Address 0000H

Description (Continued)
Filter Select
2-bit selection for the clock filter mode.
00 = No filter.
01 = Filter low level noise on high level signal.
10 = Filter high level noise on low level signal.
11 = Filter both.
dicates bit values 3–1; y indicates bit values 1–0.

Note: The bit values used in Table 89 are set at factory and no calibration is required.

DlyCtl3, DlyCtl2, DlyCtl1	Low Noise Pulse on High Signal (ns)	High Noise Pulse on Low Signal (ns)
000	5	5
001	7	7
010	9	9
011	11	11
100	13	13
101	17	17
110	20	20
111	25	25
Note: The variation is	about 30%.	

Table 90. ClkFlt Delay Control Definition

Oscillator Operation with an External RC Network

Figure 26 displays a recommended configuration for connection with an external resistorcapacitor (RC) network.




Figure 26. Connecting the On-Chip Oscillator to an External RC Network

An external resistance value of $45 \text{ k}\Omega$ is recommended for oscillator operation with an external RC network. The minimum resistance value to ensure operation is $40 \text{ k}\Omega$. The typical oscillator frequency can be estimated from the values of the resistor (R in k Ω) and capacitor (C in pF) elements using the following equation:

Oscillator Frequency (kHz) = $\frac{1 \times 10^{6}}{(0.4 \times R \times C) + (4 \times C)}$

Figure 27 displays the typical (3.3V and 25°C) oscillator frequency as a function of the capacitor (C in pF) employed in the RC network assuming a 45 k Ω external resistor. For very small values of C, the parasitic capacitance of the oscillator X_{IN} pin and the printed circuit board should be included in the estimation of the oscillator frequency.

It is possible to operate the RC oscillator using only the parasitic capacitance of the package and printed circuit board. To minimize sensitivity to external parasitics, external capacitance values in excess of 20pF are recommended.

eZ8 CPU Instruction Set

This chapter describes the following features of the eZ8 CPU instruction set: <u>Assembly Language Programming Introduction</u>: see page 162 <u>Assembly Language Syntax</u>: see page 163 <u>eZ8 CPU Instruction Notation</u>: see page 164 <u>eZ8 CPU Instruction Classes</u>: see page 166 <u>eZ8 CPU Instruction Summary</u>: see page 171

Assembly Language Programming Introduction

The eZ8 CPU assembly language provides a means for writing an application program without concern for actual memory addresses or machine instruction formats. A program written in assembly language is called a source program. Assembly language allows the use of symbolic addresses to identify memory locations. It also allows mnemonic codes (op codes and operands) to represent the instructions themselves. The op codes identify the instruction while the operands represent memory locations, registers or immediate data values.

Each assembly language program consists of a series of symbolic commands called statements. Each statement contains labels, operations, operands and comments.

Labels can be assigned to a particular instruction step in a source program. The label identifies that step in the program as an entry point for use by other instructions.

The assembly language also includes assembler directives that supplement the machine instruction. The assembler directives, or pseudo-ops, are not translated into a machine instruction. Rather, these pseudo-ops are interpreted as directives that control or assist the assembly process.

The source program is processed (assembled) by the assembler to obtain a machine language program called the object code. The object code is executed by the eZ8 CPU. An example segment of an assembly language program is provided in the following example.

163

Assembly Language Source Program Example

JP START	; Everything after the semicolon is a comment.
START:	; A label called "START". The first instruction (JP START) in this ; example causes program execution to jump to the point within the ; program where the START label occurs.
LD R4, R7	; A Load (LD) instruction with two operands. The first operand, ; Working register R4, is the destination. The second operand, ; Working register R7, is the source. The contents of R7 is ; written into R4.
LD 234H, #%01	; Another Load (LD) instruction with two operands. ; The first operand, extended mode register Address 234H, ; identifies the destination. The second operand, immediate data ; value 01H, is the source. The value 01H is written into the ; register at address 234H.

Assembly Language Syntax

For proper instruction execution, eZ8 CPU assembly language syntax requires that the operands be written as *destination*, *source*. After assembly, the object code usually reflects the operands in the order *source*, *destination*, but ordering is op code-dependent.

The following examples illustrate the format of some basic assembly instructions and the resulting object code produced by the assembler. This binary format must be followed by users that prefer manual program coding or intend to implement their own assembler.

Example 1

If the contents of registers 43H and 08H are added and the result is stored in 43H, the assembly syntax and resulting object code is:

Table 101. Assembly	Language Syntax Example 1
---------------------	---------------------------

Assembly Language Code	ADD	43H,	08H	(ADD c	dst,	src)
Object Code	04	08	43	(OPC s	src,	dst)

Table 110. Logical Instructions

Mnemonic	Operands	Instruction
AND	dst, src	Logical AND
ANDX	dst, src	Logical AND using Extended Addressing
СОМ	dst	Complement
OR	dst, src	Logical OR
ORX	dst, src	Logical OR using Extended Addressing
XOR	dst, src	Logical Exclusive OR
XORX	dst, src	Logical Exclusive OR using Extended Addressing

Table 111. Program Control Instructions

Mnemonic	Operands	Instruction
BRK	—	On-chip Debugger Break
BTJ	p, bit, src, DA	Bit Test and Jump
BTJNZ	bit, src, DA	Bit Test and Jump if Non-Zero
BTJZ	bit, src, DA	Bit Test and Jump if Zero
CALL	dst	Call Procedure
DJNZ	dst, src, RA	Decrement and Jump Non-Zero
IRET	—	Interrupt Return
JP	dst	Jump
JP cc	dst	Jump Conditional
JR	DA	Jump Relative
JR cc	DA	Jump Relative Conditional
RET	_	Return
TRAP	vector	Software Trap

Table 112. Rotate and Shift Instructions

Mnemonic	Operands	Instruction
BSWAP	dst	Bit Swap
RL	dst	Rotate Left
RLC	dst	Rotate Left through Carry

Figure 31 displays the typical current consumption while operating at 25 $^{\circ}$ C, 3.3V, versus the system clock frequency in HALT Mode.

Figure 31. I_{CC} Versus System Clock Frequency (HALT Mode)

AC Characteristics

The section provides information about the AC characteristics and timing. All AC timing information assumes a standard load of 50pF on all outputs.

			7 to 3.6V to +70°C	V _{DD} = 2.7 T _A = -4 +10	0°C to		
Symbol	Parameter	Min	Max	Min	Max	Units	Conditions
F _{SYSCLK}	System Clock Fre- quency			-	20.0	MHz	Read-only from Flash memory
				0.03276 8	20.0	MHz	Program or erasure of the Flash memory
F _{XTAL}	Crystal Oscillator Frequency			1.0	20.0	MHz	System clock frequen- cies below the crystal oscillator minimum require an external
F _{IPO}	Internal Precision Oscillator Frequency			0.03276 8	5.5296	MHz	Oscillator is not adjust- able over the entire range. User may select Min or Max value only.
F _{IPO}	Internal Precision Oscillator Frequency			5.31	5.75	MHz	High speed with trim- ming
F _{IPO}	Internal Precision Oscillator Frequency			4.15	6.91	MHz	High speed without trimming
F _{IPO}	Internal Precision Oscillator Frequency			30.7	33.3	KHz	Low speed with trim- ming
F _{IPO}	Internal Precision Oscillator Frequency			24	40	KHz	Low speed without trimming
T _{XIN}	System Clock Period			50	-	ns	T _{CLK} = 1/F _{sysclk}
T _{XINH}	System Clock High Time			20	30	ns	T _{CLK} = 50 ns
T _{XINL}	System Clock Low Time			20	30	ns	T _{CLK} = 50 ns

Table 117. AC Characteristics

				ADC	5
Part Number	Flash	RAM	NVDS		Description
Z8F1233QH020EG	12KB	256	No	0	QFN 20-pin
Z8F1232SJ020EG	12KB	256	No	8	SOIC 28-pin
Z8F1232HJ020EG	12KB	256	No	8	SSOP 28-pin
Z8F1232PJ020EG	12KB	256	No	8	PDIP 28-pin
Z8F1232QJ020EG	12KB	256	No	8	QFN 28-pin
Z8F1233SJ020EG	12KB	256	No	0	SOIC 28-pin
28F1233HJ020EG	12KB	256	No	0	SSOP 28-pin
8F1233PJ020EG	12KB	256	No	0	PDIP 28-pin
8F1233QJ020EG	12KB	256	No	0	QFN 28-pin
8 Encore! F0830 witl	h 8KB Flash	l			
Standard Temperatur	e: 0°C to 70	°C			
28F0830SH020SG	8KB	256	Yes	7	SOIC 20-pin
28F0830HH020SG	8KB	256	Yes	7	SSOP 20-pin
8F0830PH020SG	8KB	256	Yes	7	PDIP 20-pin
8F0830QH020SG	8KB	256	Yes	7	QFN 20-pin
8F0831SH020SG	8KB	256	Yes	0	SOIC 20-pin
8F0831HH020SG	8KB	256	Yes	0	SSOP 20-pin
8F0831PH020SG	8KB	256	Yes	0	PDIP 20-pin
8F0831QH020SG	8KB	256	Yes	0	QFN 20-pin
8F0830SJ020SG	8KB	256	Yes	8	SOIC 28-pin
8F0830HJ020SG	8KB	256	Yes	8	SSOP 28-pin
8F0830PJ020SG	8KB	256	Yes	8	PDIP 28-pin
8F0830QJ020SG	8KB	256	Yes	8	QFN 28-pin
8F0831SJ020SG	8KB	256	Yes	0	SOIC 28-pin
8F0831HJ020SG	8KB	256	Yes	0	SSOP 28-pin
8F0831PJ020SG	8KB	256	Yes	0	PDIP 28-pin
8F0831QJ020SG	8KB	256	Yes	0	QFN 28-pin
xtended Temperatur	re: -40°C to	105°C			
8F0830SH020EG	8KB	256	Yes	7	SOIC 20-pin
8F0830HH020EG	8KB	256	Yes	7	SSOP 20-pin
8F0830PH020EG	8KB	256	Yes	7	PDIP 20-pin
8F0830QH020EG	8KB	256	Yes	7	QFN 20-pin
8F0831SH020EG	8KB	256	Yes	0	SOIC 20-pin

Table 128. Z8 Encore! XP F0830 Series Ordering Matrix

Art Number Flash RAM NVDS Channels Description 3F0831HH020EG 8KB 256 Yes 0 SCOP 20-pin 3F0831PH020EG 8KB 256 Yes 0 QFN 20-pin 3F0831QH020EG 8KB 256 Yes 8 SOIC 28-pin 3F0830SJ020EG 8KB 256 Yes 8 SOP 28-pin 3F0830RJ020EG 8KB 256 Yes 8 QFN 28-pin 3F0830RJ020EG 8KB 256 Yes 0 SOIC 28-pin 3F0831SJ020EG 8KB 256 Yes 0 SOIP 28-pin 3F0831HJ020EG 8KB 256 Yes 0 QFN 28-pin 3F0431H020SG 4KB 256 Yes <t< th=""><th></th><th></th><th></th><th></th><th>ADC</th><th>-</th></t<>					ADC	-
BF0831PH020EG 8KB 256 Yes 0 PDIP 20-pin BF0831QH020EG 8KB 256 Yes 0 QFN 20-pin BF0830SJ020EG 8KB 256 Yes 8 SOIC 28-pin BF0830PJ020EG 8KB 256 Yes 8 PDIP 28-pin BF0830QJ020EG 8KB 256 Yes 0 SOIC 28-pin BF0831SJ020EG 8KB 256 Yes 0 SOIC 28-pin BF0831LJ020EG 8KB 256 Yes 0 QFN 28-pin BF0831LJ020EG 8KB 256 Yes 0 QFN 28-pin BF0831LJ020EG 8KB 256 Yes 0 QFN 28-pin BF0831QJ020EG 8KB 256 Yes 0 QFN 28-pin BF0831QJ020EG 8KB 256 Yes 7 SOIC 20-pin BF0430SH020SG 4KB 256 Yes 7 QFN 20-pin BF0430DH020SG 4KB 256 Yes 0 </th <th>Part Number</th> <th>Flash</th> <th>RAM</th> <th>NVDS</th> <th></th> <th>Description</th>	Part Number	Flash	RAM	NVDS		Description
BF0831QH020EG 8KB 256 Yes 0 QFN 20-pin BF0830SJ020EG 8KB 256 Yes 8 SOIC 28-pin BF0830PJ020EG 8KB 256 Yes 8 PDIP 28-pin BF0830QJ020EG 8KB 256 Yes 8 QFN 28-pin BF0831SJ020EG 8KB 256 Yes 0 SOIC 28-pin BF0831PJ020EG 8KB 256 Yes 0 QFN 28-pin BF0831PJ020EG 8KB 256 Yes 0 QFN 28-pin BF0831PJ020EG 8KB 256 Yes 0 QFN 28-pin BF0831QJ020EG 8KB 256 Yes 0 QFN 28-pin BF0831QJ020EG 8KB 256 Yes 0 QFN 28-pin BF0430SH020SG 4KB 256 Yes 7 SOIC 20-pin BF0430PH020SG 4KB 256 Yes 7 QFN 20-pin BF0430PH020SG 4KB 256 Yes 0 <td>Z8F0831HH020EG</td> <td>8KB</td> <td>256</td> <td>Yes</td> <td>0</td> <td>SSOP 20-pin</td>	Z8F0831HH020EG	8KB	256	Yes	0	SSOP 20-pin
SF0830SJ020EG 8KB 256 Yes 8 SOIC 28-pin SF0830HJ020EG 8KB 256 Yes 8 SSOP 28-pin SF0830PJ020EG 8KB 256 Yes 8 QFN 28-pin SF0830PJ020EG 8KB 256 Yes 8 QFN 28-pin SF0831PJ020EG 8KB 256 Yes 0 SOIC 28-pin SF0831PJ020EG 8KB 256 Yes 0 QFN 28-pin SF0831PJ020EG 8KB 256 Yes 0 QFN 28-pin SF0831QJ020EG 8KB 256 Yes 7 SOIC 20-pin SF0430SH020SG 4KB 256 Yes 7 QFN 20-pin SF0430PH020SG 4KB 256 Yes 0 <td>Z8F0831PH020EG</td> <td>8KB</td> <td>256</td> <td>Yes</td> <td>0</td> <td>PDIP 20-pin</td>	Z8F0831PH020EG	8KB	256	Yes	0	PDIP 20-pin
SF0830HJ020EG 8KB 256 Yes 8 SSOP 28-pin SF0830PJ020EG 8KB 256 Yes 8 PDIP 28-pin SF0830QJ020EG 8KB 256 Yes 0 SOIC 28-pin SF0831SJ020EG 8KB 256 Yes 0 SOIC 28-pin SF0831PJ020EG 8KB 256 Yes 0 PDIP 28-pin SF0831PJ020EG 8KB 256 Yes 0 QFN 28-pin SF0831PJ020EG 8KB 256 Yes 0 QFN 28-pin SF0831QJ020EG 8KB 256 Yes 0 QFN 28-pin SF0831QJ020EG 8KB 256 Yes 0 QFN 28-pin SF0831QJ020EG 4KB 256 Yes 7 SOIC 20-pin SF0430SH020SG 4KB 256 Yes 7 SOIC 20-pin SF0430PH020SG 4KB 256 Yes 0 SOIC 20-pin SF0431SH020SG 4KB 256 Yes 0	Z8F0831QH020EG	8KB	256	Yes	0	QFN 20-pin
BF0830PJ020EG 8KB 256 Yes 8 PDIP 28-pin BF0830QJ020EG 8KB 256 Yes 0 SOIC 28-pin BF0831SJ020EG 8KB 256 Yes 0 SSOP 28-pin BF0831HJ020EG 8KB 256 Yes 0 PDIP 28-pin BF0831PJ020EG 8KB 256 Yes 0 QFN 28-pin BF0831QJ020EG 8KB 256 Yes 0 QFN 28-pin BF0431QJ020EG 4KB 256 Yes 7 SOIC 20-pin BF0430PH020SG 4KB 256 Yes 7 QFN 20-pin BF0431DH020SG 4KB 256 Yes 0 SOIC 20-pin BF0431HH020SG 4KB 256 Yes 0 </td <td>Z8F0830SJ020EG</td> <td>8KB</td> <td>256</td> <td>Yes</td> <td>8</td> <td>SOIC 28-pin</td>	Z8F0830SJ020EG	8KB	256	Yes	8	SOIC 28-pin
BF0830QJ020EG 8KB 256 Yes 8 QFN 28-pin BF0831SJ020EG 8KB 256 Yes 0 SOIC 28-pin BF0831HJ020EG 8KB 256 Yes 0 PDIP 28-pin BF0831PJ020EG 8KB 256 Yes 0 QFN 28-pin BF0831QJ020EG 8KB 256 Yes 7 SOIC 20-pin BF0430SH020SG 4KB 256 Yes 7 SOIC 20-pin BF0430QH020SG 4KB 256 Yes 0 SOIC 20-pin BF0431H020SG 4KB 256 Yes 0 SOIC 20-pin BF0431H020SG 4KB 256 Yes 0 <td>Z8F0830HJ020EG</td> <td>8KB</td> <td>256</td> <td>Yes</td> <td>8</td> <td>SSOP 28-pin</td>	Z8F0830HJ020EG	8KB	256	Yes	8	SSOP 28-pin
3F0831SJ020EG 8KB 256 Yes 0 SOIC 28-pin 3F0831HJ020EG 8KB 256 Yes 0 PDIP 28-pin 3F0831PJ020EG 8KB 256 Yes 0 QFN 28-pin 3F0831PJ020EG 8KB 256 Yes 0 QFN 28-pin 3F0831QJ020EG 8KB 256 Yes 0 QFN 28-pin 3F0831QJ020EG 8KB 256 Yes 0 QFN 28-pin 3F0831QJ020EG 8KB 256 Yes 0 QFN 28-pin 3F0430H020SG 4KB 256 Yes 7 SOIC 20-pin 3F0430PH020SG 4KB 256 Yes 7 QFN 20-pin 3F0430QH020SG 4KB 256 Yes 0 SOIC 20-pin 3F0431SH020SG 4KB 256 Yes 0 SOIC 20-pin 3F0431PH020SG 4KB 256 Yes 0 SOIC 20-pin 3F0431PH020SG 4KB 256 Yes 8 <td>Z8F0830PJ020EG</td> <td>8KB</td> <td>256</td> <td>Yes</td> <td>8</td> <td>PDIP 28-pin</td>	Z8F0830PJ020EG	8KB	256	Yes	8	PDIP 28-pin
SF0831HJ020EG 8KB 256 Yes 0 SSOP 28-pin 3F0831PJ020EG 8KB 256 Yes 0 PDIP 28-pin 3F0831QJ020EG 8KB 256 Yes 0 QFN 28-pin 3F0430Ph020SG 4KB 256 Yes 7 SOIC 20-pin 3F0430Ph020SG 4KB 256 Yes 7 QFN 20-pin 3F0430QH020SG 4KB 256 Yes 0 SOIC 20-pin 3F0431SH020SG 4KB 256 Yes 0 SOIC 20-pin 3F0431H020SG 4KB 256 Yes 0 SOIC 20-pin 3F0431H020SG 4KB 256 Yes 0 SOIC 20-pin 3F0431H020SG 4KB 256 Yes 0 <td>Z8F0830QJ020EG</td> <td>8KB</td> <td>256</td> <td>Yes</td> <td>8</td> <td>QFN 28-pin</td>	Z8F0830QJ020EG	8KB	256	Yes	8	QFN 28-pin
BEROBATP JO20EG 8KB 256 Yes 0 PDIP 28-pin BEROBATQ JO20EG 8KB 256 Yes 0 QFN 28-pin BEROOREL F0830 with 4KB Flash sandard Temperature: 0°C to 70°C sandard Temperature: 0°C to 70°C 7 SOIC 20-pin BE0430SH020SG 4KB 256 Yes 7 SOIC 20-pin BE0430PH020SG 4KB 256 Yes 7 SOP 20-pin BE0430PH020SG 4KB 256 Yes 7 QFN 20-pin BE0430PH020SG 4KB 256 Yes 7 QFN 20-pin BE0430PH020SG 4KB 256 Yes 0 SOIC 20-pin BE0431PH020SG 4KB 256 Yes 0 SOIC 20-pin BE0431PH020SG 4KB 256 Yes 0 SOIC 20-pin BE0431PH020SG 4KB 256 Yes 0 QFN 20-pin BE0431PH020SG 4KB 256 Yes 8 SOIC 28-pin BE0430SJ020SG 4KB	28F0831SJ020EG	8KB	256	Yes	0	SOIC 28-pin
BF0831QJ020EG 8KB 256 Yes 0 QFN 28-pin B Encore! F0830 with 4KB Flash	28F0831HJ020EG	8KB	256	Yes	0	SSOP 28-pin
Bencore! F0830 with 4KB Flash andard Temperature: 0°C to 70°C 3F0430SH020SG 4KB 256 Yes 7 SOIC 20-pin 3F0430H020SG 4KB 256 Yes 7 SOIC 20-pin 3F0430PH020SG 4KB 256 Yes 7 PDIP 20-pin 3F0430PH020SG 4KB 256 Yes 7 QFN 20-pin 3F0430QH020SG 4KB 256 Yes 7 QFN 20-pin 3F0431SH020SG 4KB 256 Yes 0 SOIC 20-pin 3F0431HH020SG 4KB 256 Yes 0 SOIP 20-pin 3F0431PH020SG 4KB 256 Yes 0 QFN 20-pin 3F0431PH020SG 4KB 256 Yes 0 QFN 20-pin 3F0430AJ020SG 4KB 256 Yes 8 SOIC 28-pin 3F0430QJ020SG 4KB 256 Yes 8 SOIC 28-pin 3F0430QJ020SG 4KB 256 Yes 0 <td>Z8F0831PJ020EG</td> <td>8KB</td> <td>256</td> <td>Yes</td> <td>0</td> <td>PDIP 28-pin</td>	Z8F0831PJ020EG	8KB	256	Yes	0	PDIP 28-pin
andard Temperature: 0°C to 70°C 3F0430SH020SG 4KB 256 Yes 7 SOIC 20-pin 3F0430H020SG 4KB 256 Yes 7 SSOP 20-pin 3F0430PH020SG 4KB 256 Yes 7 PDIP 20-pin 3F0430PH020SG 4KB 256 Yes 7 QFN 20-pin 3F0430QH020SG 4KB 256 Yes 0 SOIC 20-pin 3F0431SH020SG 4KB 256 Yes 0 SOIC 20-pin 3F0431HH020SG 4KB 256 Yes 0 SSOP 20-pin 3F0431PH020SG 4KB 256 Yes 0 QFN 20-pin 3F0431QH020SG 4KB 256 Yes 0 QFN 20-pin 3F0430SJ020SG 4KB 256 Yes 8 SOIC 28-pin 3F0430PJ020SG 4KB 256 Yes 8 QFN 28-pin 3F0430QJ020SG 4KB 256 Yes 0 SOIC 28-pin 3F0431SJ020SG <	8F0831QJ020EG	8KB	256	Yes	0	QFN 28-pin
3F0430SH020SG 4KB 256 Yes 7 SOIC 20-pin 3F0430HH020SG 4KB 256 Yes 7 SSOP 20-pin 3F0430PH020SG 4KB 256 Yes 7 PDIP 20-pin 3F0430PH020SG 4KB 256 Yes 7 QFN 20-pin 3F0430PH020SG 4KB 256 Yes 7 QFN 20-pin 3F0431SH020SG 4KB 256 Yes 0 SOIC 20-pin 3F0431PH020SG 4KB 256 Yes 0 SOIC 20-pin 3F0431PH020SG 4KB 256 Yes 0 SOIC 20-pin 3F0431PH020SG 4KB 256 Yes 0 QFN 20-pin 3F0431PH020SG 4KB 256 Yes 0 QFN 20-pin 3F0430J020SG 4KB 256 Yes 8 SOIC 28-pin 3F0430PJ020SG 4KB 256 Yes 8 QFN 28-pin 3F0430J020SG 4KB 256 Yes 0 SOIC 28-pin 3F0431SJ020SG 4KB 256 Yes <td< td=""><td>8 Encore! F0830 witl</td><td>h 4KB Flash</td><td>1</td><td></td><td></td><td></td></td<>	8 Encore! F0830 witl	h 4KB Flash	1			
BF0430HH020SG 4KB 256 Yes 7 SSOP 20-pin BF0430PH020SG 4KB 256 Yes 7 PDIP 20-pin BF0430QH020SG 4KB 256 Yes 7 QFN 20-pin BF0430QH020SG 4KB 256 Yes 7 QFN 20-pin BF0431SH020SG 4KB 256 Yes 0 SOIC 20-pin BF0431HH020SG 4KB 256 Yes 0 SSOP 20-pin BF0431PH020SG 4KB 256 Yes 0 SSOP 20-pin BF0431PH020SG 4KB 256 Yes 0 QFN 20-pin BF0430L002SG 4KB 256 Yes 0 QFN 20-pin BF0430L002SG 4KB 256 Yes 8 SOIC 28-pin BF0430DJ020SG 4KB 256 Yes 8 QFN 28-pin BF0430DJ020SG 4KB 256 Yes 0 SOIC 28-pin BF0431DJ020SG 4KB 256 Yes 0 <td>standard Temperatur</td> <td>e: 0°C to 70</td> <td>°C</td> <td></td> <td></td> <td></td>	standard Temperatur	e: 0°C to 70	°C			
BF0430PH020SG 4KB 256 Yes 7 PDIP 20-pin BF0430QH020SG 4KB 256 Yes 7 QFN 20-pin BF0431SH020SG 4KB 256 Yes 0 SOIC 20-pin BF0431SH020SG 4KB 256 Yes 0 SOIC 20-pin BF0431HH020SG 4KB 256 Yes 0 SSOP 20-pin BF0431PH020SG 4KB 256 Yes 0 PDIP 20-pin BF0431PH020SG 4KB 256 Yes 0 QFN 20-pin BF0431QH020SG 4KB 256 Yes 0 QFN 20-pin BF0430SJ020SG 4KB 256 Yes 8 SOIC 28-pin BF0430PJ020SG 4KB 256 Yes 8 PDIP 28-pin BF0431SJ020SG 4KB 256 Yes 0 SOIC 28-pin BF0431PJ020SG 4KB 256 Yes 0 SOIC 28-pin BF0431PJ020SG 4KB 256 Yes	28F0430SH020SG	4KB	256	Yes	7	SOIC 20-pin
BF0430QH020SG 4KB 256 Yes 7 QFN 20-pin BF0431SH020SG 4KB 256 Yes 0 SOIC 20-pin BF0431HH020SG 4KB 256 Yes 0 SSOP 20-pin BF0431PH020SG 4KB 256 Yes 0 PDIP 20-pin BF0431PH020SG 4KB 256 Yes 0 QFN 20-pin BF0431QH020SG 4KB 256 Yes 0 QFN 20-pin BF0430SJ020SG 4KB 256 Yes 0 QFN 20-pin BF0430HJ020SG 4KB 256 Yes 8 SOIC 28-pin BF0430PJ020SG 4KB 256 Yes 8 QFN 28-pin BF0430QJ020SG 4KB 256 Yes 0 SOIC 28-pin BF0431FJ020SG 4KB 256 Yes 0 SOIC 28-pin BF0431FJ020SG 4KB 256 Yes 0 SOIC 28-pin BF0431PJ020SG 4KB 256 Yes 0<	8F0430HH020SG	4KB	256	Yes	7	SSOP 20-pin
BF0431SH020SG 4KB 256 Yes 0 SOIC 20-pin BF0431HH020SG 4KB 256 Yes 0 SSOP 20-pin BF0431PH020SG 4KB 256 Yes 0 PDIP 20-pin BF0431PH020SG 4KB 256 Yes 0 QFN 20-pin BF0431QH020SG 4KB 256 Yes 0 QFN 20-pin BF0430SJ020SG 4KB 256 Yes 8 SOIC 28-pin BF0430HJ020SG 4KB 256 Yes 8 SSOP 28-pin BF0430DJ020SG 4KB 256 Yes 8 PDIP 28-pin BF0430QJ020SG 4KB 256 Yes 0 SOIC 28-pin BF0431DJ020SG 4KB 256 Yes 0 SOIC 28-pin BF0431HJ020SG 4KB 256 Yes 0 SOIC 28-pin BF0431HJ020SG 4KB 256 Yes 0 PDIP 28-pin BF0431PJ020SG 4KB 256 Yes <td< td=""><td>8F0430PH020SG</td><td>4KB</td><td>256</td><td>Yes</td><td>7</td><td>PDIP 20-pin</td></td<>	8F0430PH020SG	4KB	256	Yes	7	PDIP 20-pin
BF0431HH020SG 4KB 256 Yes 0 SSOP 20-pin BF0431PH020SG 4KB 256 Yes 0 PDIP 20-pin BF0431QH020SG 4KB 256 Yes 0 QFN 20-pin BF0430SJ020SG 4KB 256 Yes 0 QFN 20-pin BF0430SJ020SG 4KB 256 Yes 8 SOIC 28-pin BF0430HJ020SG 4KB 256 Yes 8 SOIP 28-pin BF0430QJ020SG 4KB 256 Yes 8 QFN 28-pin BF0430QJ020SG 4KB 256 Yes 8 QFN 28-pin BF0431SJ020SG 4KB 256 Yes 0 SOIC 28-pin BF0431HJ020SG 4KB 256 Yes 0 SOIP 28-pin BF0431HJ020SG 4KB 256 Yes 0 QFN 28-pin BF0431HJ020SG 4KB 256 Yes 0 QFN 28-pin BF0431QJ020SG 4KB 256 Yes 7 </td <td>8F0430QH020SG</td> <td>4KB</td> <td>256</td> <td>Yes</td> <td>7</td> <td>QFN 20-pin</td>	8F0430QH020SG	4KB	256	Yes	7	QFN 20-pin
BF0431PH020SG 4KB 256 Yes 0 PDIP 20-pin BF0431QH020SG 4KB 256 Yes 0 QFN 20-pin BF0430SJ020SG 4KB 256 Yes 8 SOIC 28-pin BF0430HJ020SG 4KB 256 Yes 8 SSOP 28-pin BF0430PJ020SG 4KB 256 Yes 8 PDIP 28-pin BF0430QJ020SG 4KB 256 Yes 8 QFN 28-pin BF0430QJ020SG 4KB 256 Yes 8 QFN 28-pin BF0431SJ020SG 4KB 256 Yes 0 SOIC 28-pin BF0431HJ020SG 4KB 256 Yes 0 SOIC 28-pin BF0431HJ020SG 4KB 256 Yes 0 PDIP 28-pin BF0431Q020SG 4KB 256 Yes 0 QFN 28-pin BF0431Q020SG 4KB 256 Yes 0 QFN 28-pin BF0430H020EG 4KB 256 Yes 7 <td>8F0431SH020SG</td> <td>4KB</td> <td>256</td> <td>Yes</td> <td>0</td> <td>SOIC 20-pin</td>	8F0431SH020SG	4KB	256	Yes	0	SOIC 20-pin
BF0431QH020SG 4KB 256 Yes 0 QFN 20-pin BF0430SJ020SG 4KB 256 Yes 8 SOIC 28-pin BF0430HJ020SG 4KB 256 Yes 8 SSOP 28-pin BF0430PJ020SG 4KB 256 Yes 8 PDIP 28-pin BF0430QJ020SG 4KB 256 Yes 8 QFN 20-pin BF0430QJ020SG 4KB 256 Yes 8 QFN 28-pin BF0431SJ020SG 4KB 256 Yes 0 SOIC 28-pin BF0431HJ020SG 4KB 256 Yes 0 SOIC 28-pin BF0431HJ020SG 4KB 256 Yes 0 SOIC 28-pin BF0431PJ020SG 4KB 256 Yes 0 PDIP 28-pin BF0431QJ020SG 4KB 256 Yes 0 QFN 28-pin BF0431QJ020SG 4KB 256 Yes 0 QFN 28-pin BF0430H020EG 4KB 256 Yes 7 SOIC 20-pin BF0430H020EG 4KB 256 Yes <td< td=""><td>8F0431HH020SG</td><td>4KB</td><td>256</td><td>Yes</td><td>0</td><td>SSOP 20-pin</td></td<>	8F0431HH020SG	4KB	256	Yes	0	SSOP 20-pin
BF0430SJ020SG 4KB 256 Yes 8 SOIC 28-pin BF0430HJ020SG 4KB 256 Yes 8 SSOP 28-pin BF0430PJ020SG 4KB 256 Yes 8 PDIP 28-pin BF0430QJ020SG 4KB 256 Yes 8 QFN 28-pin BF0430QJ020SG 4KB 256 Yes 8 QFN 28-pin BF0431SJ020SG 4KB 256 Yes 0 SOIC 28-pin BF0431HJ020SG 4KB 256 Yes 0 SOIC 28-pin BF0431HJ020SG 4KB 256 Yes 0 SSOP 28-pin BF0431PJ020SG 4KB 256 Yes 0 PDIP 28-pin BF0431QJ020SG 4KB 256 Yes 0 QFN 28-pin BF0430LQJ020SG 4KB 256 Yes 0 QFN 28-pin BF0430SH020EG 4KB 256 Yes 7 SOIC 20-pin BF0430HH020EG 4KB 256 Yes	8F0431PH020SG	4KB	256	Yes	0	PDIP 20-pin
BF0430HJ020SG 4KB 256 Yes 8 SSOP 28-pin BF0430PJ020SG 4KB 256 Yes 8 PDIP 28-pin BF0430QJ020SG 4KB 256 Yes 8 QFN 28-pin BF0431SJ020SG 4KB 256 Yes 0 SOIC 28-pin BF0431HJ020SG 4KB 256 Yes 0 SSOP 28-pin BF0431PJ020SG 4KB 256 Yes 0 SSOP 28-pin BF0431PJ020SG 4KB 256 Yes 0 PDIP 28-pin BF0431PJ020SG 4KB 256 Yes 0 QFN 28-pin BF0431QJ020SG 4KB 256 Yes 0 QFN 28-pin BF0431QJ020SG 4KB 256 Yes 0 QFN 28-pin BF0430H020EG 4KB 256 Yes 7 SOIC 20-pin BF0430H020EG 4KB 256 Yes 7 SOIC 20-pin BF0430HH020EG 4KB 256 Yes 7 SSOP 20-pin	8F0431QH020SG	4KB	256	Yes	0	QFN 20-pin
3F0430PJ020SG 4KB 256 Yes 8 PDIP 28-pin 3F0430QJ020SG 4KB 256 Yes 8 QFN 28-pin 3F0431SJ020SG 4KB 256 Yes 0 SOIC 28-pin 3F0431HJ020SG 4KB 256 Yes 0 SOIC 28-pin 3F0431HJ020SG 4KB 256 Yes 0 SSOP 28-pin 3F0431PJ020SG 4KB 256 Yes 0 PDIP 28-pin 3F0431QJ020SG 4KB 256 Yes 0 QFN 28-pin 3F0431QJ020SG 4KB 256 Yes 0 QFN 28-pin 3F0431QJ020SG 4KB 256 Yes 0 QFN 28-pin 3F0430H020EG 4KB 256 Yes 7 SOIC 20-pin 3F0430H020EG 4KB 256 Yes 7 SOIC 20-pin 3F0430HH020EG 4KB 256 Yes 7 SSOP 20-pin	8F0430SJ020SG	4KB	256	Yes	8	SOIC 28-pin
BF0430QJ020SG 4KB 256 Yes 8 QFN 28-pin BF0431SJ020SG 4KB 256 Yes 0 SOIC 28-pin BF0431HJ020SG 4KB 256 Yes 0 SSOP 28-pin BF0431PJ020SG 4KB 256 Yes 0 PDIP 28-pin BF0431QJ020SG 4KB 256 Yes 0 QFN 28-pin BF0431QJ020SG 4KB 256 Yes 0 QFN 28-pin BF0431QJ020SG 4KB 256 Yes 0 QFN 28-pin BF0430BH020EG 4KB 256 Yes 7 SOIC 20-pin BF0430HH020EG 4KB 256 Yes 7 SOIC 20-pin	8F0430HJ020SG	4KB	256	Yes	8	SSOP 28-pin
3F0431SJ020SG 4KB 256 Yes 0 SOIC 28-pin 3F0431HJ020SG 4KB 256 Yes 0 SSOP 28-pin 3F0431PJ020SG 4KB 256 Yes 0 PDIP 28-pin 3F0431QJ020SG 4KB 256 Yes 0 QFN 28-pin 3F0431QJ020SG 4KB 256 Yes 0 QFN 28-pin 3F0431QJ020SG 4KB 256 Yes 0 QFN 28-pin 3F0430H020EG 4KB 256 Yes 7 SOIC 20-pin 3F0430HH020EG 4KB 256 Yes 7 SSOP 20-pin	8F0430PJ020SG	4KB	256	Yes	8	PDIP 28-pin
BF0431HJ020SG 4KB 256 Yes 0 SSOP 28-pin BF0431PJ020SG 4KB 256 Yes 0 PDIP 28-pin BF0431QJ020SG 4KB 256 Yes 0 QFN 28-pin BF0431QJ020SG 4KB 256 Yes 0 QFN 28-pin BF0430SH020EG 4KB 256 Yes 7 SOIC 20-pin BF0430HH020EG 4KB 256 Yes 7 SSOP 20-pin	8F0430QJ020SG	4KB	256	Yes	8	QFN 28-pin
BF0431PJ020SG 4KB 256 Yes 0 PDIP 28-pin BF0431QJ020SG 4KB 256 Yes 0 QFN 28-pin attended Temperature: -40°C to 105°C 0 SOIC 20-pin BF0430SH020EG 4KB 256 Yes 7 BF0430HH020EG 4KB 256 Yes 7	8F0431SJ020SG	4KB	256	Yes	0	SOIC 28-pin
BF0431QJ020SG 4KB 256 Yes 0 QFN 28-pin Ktended Temperature: -40°C to 105°C Ves 7 SOIC 20-pin BF0430SH020EG 4KB 256 Yes 7 SOIC 20-pin BF0430HH020EG 4KB 256 Yes 7 SSOP 20-pin	8F0431HJ020SG	4KB	256	Yes	0	SSOP 28-pin
Ktended Temperature: -40°C to 105°C 3F0430SH020EG 4KB 256 Yes 7 SOIC 20-pin 3F0430HH020EG 4KB 256 Yes 7 SSOP 20-pin	8F0431PJ020SG	4KB	256	Yes	0	PDIP 28-pin
BF0430SH020EG 4KB 256 Yes 7 SOIC 20-pin BF0430HH020EG 4KB 256 Yes 7 SSOP 20-pin	8F0431QJ020SG	4KB	256	Yes	0	QFN 28-pin
3F0430HH020EG 4KB 256 Yes 7 SSOP 20-pin	Extended Temperatur	re: -40°C to	105°C			
	Z8F0430SH020EG	4KB	256	Yes	7	SOIC 20-pin
3F0430PH020EG 4KB 256 Yes 7 PDIP 20-pin	Z8F0430HH020EG	4KB	256	Yes	7	SSOP 20-pin
	Z8F0430PH020EG	4KB	256	Yes	7	PDIP 20-pin

Table 128. Z8 Encore! XP F0830 Series Ordering Matrix

Appendix A. Register Tables

For the reader's convenience, this appendix lists all F0830 Series registers numerically by hexadecimal address.

General Purpose RAM

In the F0830 Series, the 000–EFF hexadecimal address range is partitioned for general-purpose random access memory, as follows.

Hex Addresses: 000–0FF

This address range is reserved for general-purpose register file RAM. For more details, see the <u>Register File</u> section on page 14.

Hex Addresses: 100-EFF

This address range is reserved.

Timer 0

For more information about these Timer Control registers, see the <u>Timer Control Register</u> <u>Definitions</u> section on page 83.

Hex Address: F00

Bit	7	6	5	4	3	2	1	0			
Field	TH										
RESET	0	0	0	0	0	0	0	0			
R/W	R/W	R/W R/W R/W R/W R/W R/W R/W									
Address		F00H									

Table 130. Timer 0 High Byte Register (T0H)

Hex Address: F83

Table 153. LED Drive Level High Register (LEDLVLH)

Bit	7	6	5	4	3	2	1	0	
Field	LEDLVLH[7:0]								
RESET	0	0	0	0	0	0	0	0	
R/W	R/W	R/W R/W R/W R/W R/W R/W R/W							
Address	F83H								

Hex Address: F84

Table 154. LED Drive Level Low Register (LEDLVLL)

Bit	7	6	5	4	3	2	1	0		
Field	LEDLVLL[7:0]									
RESET	0	0	0	0	0	0	0	0		
R/W	R/W	R/W R/W R/W R/W R/W R/W R/W								
Address		F84H								

Hex Address: F85

This address range is reserved.

Oscillator Control

For more information about the Oscillator Control registers, see the <u>Oscillator Control</u> <u>Register Definitions</u> section on page 154.

Hex Address: F86

Table 155.	Oscillator	Control	Register	(OSCCTL)
------------	------------	---------	----------	----------

Bit	7	6	5	4	3	2	1	0	
Field	INTEN	XTLEN	WDTEN	POFEN	WDFEN	SCKSEL			
RESET	1	0	1	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Address	F86H								

Hex Addresses: F87–F8F

This address range is reserved.

Comparator 0

For more information about the Comparator Register, see the <u>Comparator Control Register Definitions</u> section on page 107.

Hex Address: F90

Bit	7	6	5	4	3	2	1	0
Field	Reserved	INNSEL		REF	Reserved			
RESET	0	0	0	1	0	1	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Address	F90H							

Table 156. Comparator Control Register (CMP0)

Hex Addresses: F91–FBF

This address range is reserved.

Interrupt Controller

For more information about the Interrupt Control registers, see the <u>Interrupt Control Reg-</u> <u>ister Definitions</u> section on page 57.

Hex Address: FC0

Bit	7	6	5	4	3	2	1	0	
Field	Reserved	T1I	TOI	Reserved	Reserved	Reserved	Reserved	ADCI	
RESET	0	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Address	FC0H								

Table 157. Interrupt Request 0 Register (IRQ0)