



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	eZ8
Core Size	8-Bit
Speed	20MHz
Connectivity	-
Peripherals	Brown-out Detect/Reset, LED, POR, PWM, WDT
Number of I/O	23
Program Memory Size	1KB (1K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SSOP (0.173", 4.40mm Width)
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z8f0130hj020sg

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Z8 Encore![®] F0830 Series Product Specification

Table 89.	Trim Option Bits at 0006H (TCLKFLT) 132
Table 90.	ClkFlt Delay Control Definition
Table 91.	Write Status Byte 135
Table 92.	Read Status Byte
Table 93.	NVDS Read Time
Table 94.	OCD Baud-Rate Limits
Table 95.	On-Chip Debugger Command Summary 144
Table 96.	OCD Control Register (OCDCTL) 149
Table 97.	OCD Status Register (OCDSTAT) 150
Table 98.	Oscillator Configuration and Selection 152
Table 99.	Oscillator Control Register (OSCCTL) 154
Table 100.	Recommended Crystal Oscillator Specifications 158
Table 101.	Assembly Language Syntax Example 1 163
Table 102.	Assembly Language Syntax Example 2 164
Table 103.	Notational Shorthand
Table 104.	Additional Symbols 165
Table 105.	Arithmetic Instructions
Table 106.	Bit Manipulation Instructions 167
Table 107.	Block Transfer Instructions
Table 108.	CPU Control Instructions
Table 109.	Load Instructions
Table 110.	Rotate and Shift Instructions 169
Table 111.	Logical Instructions
Table 112.	Program Control Instructions 169
Table 113.	eZ8 CPU Instruction Summary 171
Table 114.	Op Code Map Abbreviations
Table 115.	Absolute Maximum Ratings
Table 116.	DC Characteristics
Table 117.	AC Characteristics
Table 118.	Power-On Reset and Voltage Brown-Out Electrical Characteristics and Tim- ing 190

Block Diagram

Figure 1 displays a block diagram of the Z8 Encore! F0830 Series architecture.



Figure 1. Z8 Encore! F0830 Series Block Diagram

Port A–D Alternate Function Set 1 Subregisters

The Port A–D Alternate Function Set 1 Subregister, shown in Table 27, is accessed through the Port A–D Control Register by writing 07H to the Port A–D Address Register. The Alternate Function Set 1 subregisters select the alternate function available at a port pin. Alternate functions selected by setting or clearing bits in this register are defined in the <u>GPIO Alternate Functions</u> section on page 34.

Note:Alternate function selection on the port pins must also be enabled, as described in the PortA-D Alternate Function Subregisters section on page 42.

Bit	7	6	5	4	3	2	1	0	
Field	PAFS17	PAFS16	PAFS15	PAFS14	PAFS13	PAFS12	PAFS11	PAFS10	
RESET	0	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Address	If 07H in Port A–D Address Register, accessible through the Port A–D Control Register								

Table 27. Port A–D Alternate Function Set 1 Subregisters (PxAFS1)

Bit Description

[7:0] Port Alternate Function Set 1

PAFS1x 0 = Port Alternate function selected as defined in Table 16 in GPIO Alternate Functions section.

> 1 = Port Alternate function selected as defined in Table 16 in GPIO Alternate Functions section.

Note: x indicates the specific GPIO port pin number (7–0).

Port A–D Alternate Function Set 2 Subregisters

The Port A–D Alternate Function Set 2 Subregister, shown in Table 28, is accessed through the Port A–D Control Register by writing 08H to the Port A–D Address Register. The Alternate Function Set 2 subregisters select the alternate function available at a port pin. Alternate functions selected by setting or clearing bits in this register are defined in Table 16 in the <u>GPIO Alternate Functions</u> section on page 34.

Note: Alternate function selection on the port pins must also be enabled, as described in the <u>Port</u> <u>A–D Alternate Function Subregisters</u> section on page 42.

Bit	7	6	5	4	3	2	1	0	
Field	PAFS27	PAFS26	PAFS25	PAFS24	PAFS23	PAFS22	PAFS21	PAFS20	
RESET	0	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Address	If 08H ir	If 08H in Port A–D Address Register, accessible through the Port A–D Control Register							

Table 28. Port A–D Alternate Function Set 2 Subregisters (PxAFS2)

Bit Description

[7:0] Port Alternate Function Set 2

PAFS2x 0 = The Port Alternate function is selected, as defined in Table 16 in the <u>GPIO Alternate Func-</u> tions section on page 34.

> 1 = The Port Alternate function is selected, as defined in Table 16 in the <u>GPIO Alternate Func-</u> tions section on page 34.

Note: x indicates the specific GPIO port pin number (7–0).

- 5. Enable the timer interrupt, if appropriate and set the timer interrupt priority by writing to the relevant interrupt registers. By default, the timer interrupt is generated for both input capture and Reload events. If appropriate, configure the timer interrupt to be generated only at the input capture event or the reload event by setting the TICONFIG field of the TxCTL1 Register.
- 6. Configure the associated GPIO port pin for the timer input alternate function.
- 7. Write to the Timer Control Register to enable the timer and initiate counting.

In CAPTURE Mode, the elapsed time between the timer start and the capture event can be calculated using the following equation:

Capture Elapsed Time (s) = $\frac{(Capture Value - Start Value) \times Prescale}{System Clock Frequency (Hz)}$

CAPTURE RESTART Mode

In CAPTURE RESTART Mode, the current timer count value is recorded when the acceptable external timer input transition occurs. The capture count value is written to the timer PWM High and Low Byte registers. The timer input is the system clock. The TPOL bit in the Timer Control Register determines whether the capture occurs on a rising edge or a falling edge of the timer input signal. When the capture event occurs, an interrupt is generated and the count value in the Timer High and Low Byte registers is reset to 0001H and counting resumes. The INPCAP bit in the TxCTL1 Register is set to indicate that the timer interrupt has been caused by an input capture event.

If no capture event occurs, the timer counts up to 16-bit compare value stored in the Timer Reload High and Low Byte registers. Upon reaching the reload value, the timer generates an interrupt, the count value in the Timer High and Low Byte registers is reset to 0001H and counting resumes. The INPCAP bit in the TxCTL1 Register is cleared to indicate that the timer interrupt has not been caused by an input capture event.

Observe the following steps for configuring a timer for CAPTURE RESTART Mode and for initiating the count:

- 1. Write to the Timer Control Register to:
 - Disable the timer
 - Configure the timer for CAPTURE RESTART Mode; setting the mode also involves writing to TMODEHI bit in the TxCTL1 Register
 - Set the prescale value
 - Set the capture edge (rising or falling) for the timer input
- 2. Write to the Timer High and Low Byte registers to set the starting count value (typically 0001H).

Timer 0–1 Control Registers

The Timer Control registers are 8-bit read/write registers that control the operation of their associated counter/timers.

Time 0–1 Control Register 0

The Timer Control 0 (TxCTL0) and Timer Control 1 (TxCTL1) registers determine the timer operating mode. These registers also include a programmable PWM deadband delay, two bits to configure the timer interrupt definition, and a status bit to identify if the most recent timer interrupt is caused by an input capture event.

						-			
Bit	7	6	5	4	3	2	1	0	
Field	TMODEHI	TICONFIG		Reserved	PWMD			INPCAP	
RESET	0	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Address		F06H, F0EH							

Table 56. Timer 0–	Control Register	0 (TxCTL0)
--------------------	------------------	------------

Bit	Description
[7] TMODEHI	Timer Mode High Bit This bit along with the TMODE field in the TxCTL1 Register determines the operating mode of the timer. This is the most significant bit of the timer mode selection value. See the TxCTL1 Register description on the next page for additional details.
[6:5] TICONFIG	Timer Interrupt ConfigurationThis field configures timer interrupt definition. $0x = Timer$ interrupt occurs on all of the defined reload, compare and input events. $10 = Timer$ interrupt occurs only on defined input capture/deassertion events. $11 = Timer$ interrupt occurs only on defined reload/compare events.
[4]	Reserved This bit is reserved and must be programmed to 0.
[3:1] PWMD	PWM Delay Value This field is a programmable delay to control the number of system clock cycles delay before the timer output and the timer output complement are forced to their Active state. 000 = No delay. 001 = 2 cycles delay. 010 = 4 cycles delay. 011 = 8 cycles delay. 100 = 16 cycles delay. 101 = 32 cycles delay. 110 = 64 cycles delay. 111 = 128 cycles delay.

Analog-to-Digital Converter

The Z8 Encore! MCU includes an eight-channel Successive Approximation Register (SAR) Analog-to-Digital Converter (ADC). The ADC converts an analog input signal to a 10-bit binary number. The features of the SAR ADC include:

- Eight analog input sources multiplexed with general purpose I/O ports
- Fast conversion time, less than 11.9µs
- Programmable timing controls
- Interrupt on conversion complete
- Internal voltage reference generator
- Ability to select external reference voltage
- When configuring an ADC using external $V_{\text{REF}}, \text{PB5}$ is used as V_{REF} in the 28-pin package

Architecture

The ADC architecture, displayed in Figure 11, consists of an 8-input multiplexer, sampleand-hold amplifier and 10-bit SAR ADC. The ADC digitizes the signal on a selected channel and stores the digitized data in the ADC data registers. In an environment with high electrical noise, an external RC filter must be added at the input pins to reduce highfrequency noise.

 $T_{CONV} = T_{S/H} + T_{CON}$ $T_{CONV} = T_S + T_H + 13 * SCLK * 16$

where:

$$\begin{split} & \text{SCLK} = \text{System Clock} \\ & \text{T}_{\text{CONV}} = \text{Total conversion time} \\ & \text{T}_{\text{S}} = \text{Sample time} (\text{SCLK} * \text{ADCST}) \\ & \text{T}_{\text{CON}} = \text{Conversion time} (13 * \text{SCLK} * 16) \\ & \text{T}_{\text{H}} = \text{Hold time} (\text{SCLK} * \text{ADCSST}) \\ & \text{DIV} = 16 (\text{fixed to divide by 16 for F0830 Series products}) \end{split}$$

Example: For an F0830 Series MCU running @ 20MHz:

$$\begin{split} T_{CONV} &= 1 \mu s + 0.5 \mu s + 13 * SCLK * DIV \\ T_{CONV} &= 1 \mu s + 0.5 \mu s + 13 * (1/20 \text{ MHz}) * 16 = 11.9 \mu s \end{split}$$

Sample Time Register

The Sample Time Register, shown in Table 67, is used to program the length of active time for a sample after a conversion has begun by setting the START bit in the ADC Control Register. The number of system clock cycles required for the sample time varies from system to system, depending on the clock period used. The system designer should program this register to contain the number of system clocks required to meet a $1 \,\mu s$ minimum sample time.

Bit	7	6	5	4	3	2	1	0	
Field	Reserved		ST						
RESET	0		1	1	1	1	1	1	
R/W	R/	W			R/W				
Address			F75H						

Table 67.	Sample	Time	(ADCST)
-----------	--------	------	---------

Bit	Description
[7:6]	Reserved These bits are reserved and must be programmed to 00.
[5:0] ST	0h–Fh = Sample-hold time in number of system clock periods to meet 1 μ s minimum.

FHSWP	FWP	Flash Code Protection Description
0	0	Programming and erasing disabled for all Flash program memory. In user code pro- gramming, page erase and mass erase are all disabled. Mass erase is available through the On-Chip Debugger.
0 or 1	1	Programming, page erase and mass erase are enabled for all of the Flash program memory.

Table 71. Flash Code Protection using the Flash Option Bits

At reset, the Flash Controller is locked to prevent accidental program or erasure of Flash memory. To program or erase Flash memory, first write the target page to the page select register. Unlock the Flash Controller by making two consecutive writes to the Flash Control Register with the values 73H and 8CH, sequentially. The page select register must be rewritten with the same page previously stored there. If the two page select writes do not match, the controller reverts to a Locked state. If the two writes match, the selected page becomes active. See Figure 19 for details.

After unlocking a specific page, you can enable either page program or erase. Writing the value 95H causes a page erase only if the active page resides in a sector that is not protected. Any other value written to the Flash Control Register locks the Flash Controller. Mass erase is not allowed in the user code, but is allowed through the debug port.

After unlocking a specific page, the user can also write to any byte on that page. After a byte is written, the page remains unlocked, allowing for subsequent writes to other bytes on the same page. Further writes to the Flash Control Register causes the active page to revert to a Locked state.

Sector Based Flash Protection

The final protection mechanism is implemented on a per-sector basis. The Flash memories of Z8 Encore! devices are divided into maximum number of eight sectors. A sector is oneeighth of the total size of Flash memory, unless this value is smaller than the page size, in which case the sector and page sizes are equal. On Z8 Encore! F0830 Series devices, the sector size is varied according to the Z8 Encore! F0830 Series Flash Memory Configuration shown in Table 69 on page 108 and in Figures 14 through 18, which follow the table

The Flash Sector Protect Register can be configured to prevent sectors from being programmed or erased. After a sector is protected, it cannot be unprotected by user code. The Flash Sector Protect Register is cleared after reset and any previously written protection values is lost. User code must write this register in their initialization routine if they want to enable sector protection.

The Flash Sector Protect Register shares its Register File address with the Page Select Register. The Flash Sector Protect Register is accessed by writing the Flash Control Register with 5EH. After the Flash Sector Protect Register is selected, it can be accessed at the Page Select Register address. When user code writes the Flash Sector Protect Register,

Table 96. OCD Control Register (OCDCTL)

Bit	7	6	5	4	3	2	1	0	
Field	DBGMODE	BRKEN	DBGACK		Rese	erved	L	RST	
RESET	0	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R	R	R	R	R/W	
Bit	Descriptio	on							
[7] DBGMODI	DEBUG M The device stops fetch automatica Flash read cannot be 0 = The Z8 1 = The Z8	DEBUG Mode The device enters DEBUG Mode when this bit is 1. When in DEBUG Mode, the eZ8 CPU stops fetching new instructions. Clearing this bit causes the eZ8 CPU to restart. This bit is automatically set when a BRK instruction is decoded and breakpoints are enabled. If the Flash read protect option bit is enabled, this bit can only be cleared by resetting the device. It cannot be written to 0. 0 = The Z8 Encore! F0830 Series device is operating in NORMAL Mode. 1 = The Z8 Encore! F0830 Series device is in DEBUG Mode.							
[6] BRKEN	Breakpoir This bit co are disable when a BR cally set to 0 = Breakp 1 = Breakp	Breakpoint Enable This bit controls the behavior of the BRK instruction (opcode 00H). By default, breakpoints are disabled and the BRK instruction behaves similar to an NOP instruction. If this bit is 1 when a BRK instruction is decoded, the DBGMODE bit of the OCDCTL register is automatically set to 1. 0 = Breakpoints are disabled.							
[5] DBGACK	Debug Ac This bit en Debug ack 0 = Debug 1 = Debug	knowledge ables the de nowledge c acknowled acknowled	ebug acknov haracter (F ge is disable ge is enable	wledge featu FH) to the he ed. ed.	ure. If this bi ost when a l	it is set to 1, preakpoint c	the OCD so occurs.	ends a	
[4:1]	Reserved These bits	are reserve	ed and must	be program	nmed to 000	0.			
[0] RST	Reset Setting this bit to 1 resets the Z8F04xA family device. The device goes through a normal Power-On Reset sequence with the exception that the On-Chip Debugger is not reset. This bit is automatically cleared to 0 at the end of the reset sequence. 0 = No effect. 1 = Reset the Flash read protect option bit device.								





Figure 24. Oscillator Control Clock Switching Flow Chart

Crystal Oscillator

The products in the Z8 Encore! F0830 Series contain an on-chip crystal oscillator for use with external crystals with 32 kHz to 20 MHz frequencies. In addition, the oscillator supports external RC networks with oscillation frequencies up to 4 MHz or ceramic resonators with frequencies up to 8 MHz. The on-chip crystal oscillator can be used to generate the primary system clock for the internal eZ8 CPU and the majority of its on-chip peripherals. Alternatively, the X_{IN} input pin can also accept a CMOS-level clock input signal (32 kHz–20 MHz). If an external clock generator is used, the X_{OUT} pin must remain unconnected. The on-chip crystal oscillator also contains a clock filter function. To see the settings for this clock filter, see <u>Table 90</u> on page 133. By default, however, this clock filter is disabled; therefore, no divide to the input clock (namely, the frequency of the signal on the X_{IN} input pin) can determine the frequency of the system clock when using the default settings.

Note: Although the X_{IN} pin can be used as an input for an external clock generator, the CLKIN pin is better suited for such use. See *the* System Clock Selection section on page 151 for more information.

Operating Modes

The Z8 Encore! F0830 Series products support the following four OSCILLATOR Modes:

- Minimum power for use with very low frequency crystals (32kHz to 1MHz)
- Medium power for use with medium frequency crystals or ceramic resonators (0.5 MHz to 8 MHz)
- Maximum power for use with high frequency crystals (8MHz to 20MHz)
- On-chip oscillator configured for use with external RC networks (<4MHz)

The OSCILLATOR Mode is selected using user-programmable Flash option bits. See the <u>Flash Option Bits</u> chapter on page 124 for more information.

Crystal Oscillator Operation

The XTLDIS Flash option bit controls whether the crystal oscillator is enabled during reset. The crystal may later be disabled after reset if a new oscillator has been selected as the system clock. If the crystal is manually enabled after reset through the OSCCTL Reg-

Notation	Description	Operand	Range
R	Register	Reg	Reg. represents a number in the range of 00H to FFH
RA	Relative Address	Х	X represents an index in the range of +127 to – 128 which is an offset relative to the address of the next instruction
rr	Working Register Pair	RRp	p = 0, 2, 4, 6, 8, 10, 12 or 14
RR	Register Pair	Reg	Reg. represents an even number in the range of 00H to FEH
Vector	Vector Address	Vector	Vector represents a number in the range of 00H to FFH
X	Indexed	#Index	The register or register pair to be indexed is off- set by the signed Index value (#Index) in a +127 to -128 range.

Table 103. Notational Shorthand (Continued)

Table 104 contains additional symbols that are used throughout the instruction summary and instruction set description sections.

Symbol	Definition
dst	Destination Operand
src	Source Operand
@	Indirect Address Prefix
SP	Stack Pointer
PC	Program Counter
FLAGS	Flags Register
RP	Register Pointer
#	Immediate Operand Prefix
В	Binary Number Suffix
%	Hexadecimal Number Prefix
Н	Hexadecimal Number Suffix

Table 104. Additional Symbols

Assignment of a value is indicated by an arrow, as shown in the following example. $dst \leftarrow dst + src$

Table 112. Rotate and Shift Instructions (Continued)

Mnemonic	Operands	Instruction
RR	dst	Rotate Right
RRC	dst	Rotate Right through Carry
SRA	dst	Shift Right Arithmetic
SRL	dst	Shift Right Logical
SWAP	dst	Swap Nibbles

Figure 32 displays the typical current consumption versus the system clock frequency in NORMAL Mode.

Figure 32. I_{CC} Versus System Clock Frequency (NORMAL Mode)

	V _{DD} T _A =	= 2.7 to 0°C to +	3.6V •70°C	V _{DD} T _A = -4	= 2.7 to 40°C to -	3.6V +105°C		
Parameter	Min	Тур	Max	Min	Тур	Max	Units	Notes
Flash Byte Read Time				50	-	-	ns	
Flash Byte Program Time				20	-	_	μs	
Flash Page Erase Time				50	-	-	ms	
Flash Mass Erase Time				50	-	-	ms	
Writes to Single Address Before Next Erase				-	-	2		
Flash Row Program Time				_	_	8	ms	Cumulative pro- gram time for single row cannot exceed limit before next erase. This parame- ter is only an issue when bypassing the Flash Controller.
Data Retention				10	_	_	years	25°C
Endurance				10,000	-	-	cycles	Program/erase cycles

Table 119. Flash Memory Electrical Characteristics and Timing

Table 120. Watchdog Timer Electrical Characteristics and Timing

		$V_{DD} = 2.7 \text{ to } 3.6 \text{ V}$ $T_A = 0^{\circ}\text{C} \text{ to } +70^{\circ}\text{C}$				= 2.7 - = -40°C +105°C	3.6V C to			
Symbol	Parameter	Min	Тур	Max	Min	Тур	Max	Units	Conditions	
	Active power consumption					2	3	μA		
F _{WDT}	WDT oscillator frequency				2.5	5	7.5	kHz		

Low Power Control

For more information about the Power Control Register, see the <u>Power Control Register</u> <u>Definitions</u> section on page 31.

Hex Address: F80

Bit	7	6	5	4	3	2	1	0		
Field		Reserved		VBO	Reserved	Reserved	COMP	Reserved		
RESET	1	0	0	0	1	0	0	0		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Address		F80H								

Table 151. Power Control Register 0 (PWRCTL0)

Hex Address: F81

This address range is reserved.

LED Controller

For more information about the LED Drive registers, see the <u>GPIO Control Register Definitions</u> section on page 39.

Hex Address: F82

Bit	7	6	5	4	3	2	1	0			
Field		LEDEN[7:0]									
RESET	0	0	0	0	0	0	0	0			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
Address				F8	2H						

Table 152. LED Drive Enable (LEDEN)

Z8 Encore![®] F0830 Series Product Specification

Hex Addresses: FC9–FCC

This address range is reserved.

Hex Address: FCD

Table 166. Interrupt Edge Select Register (IRQES)

Bit	7	6	5	4	3	2	1	0			
Field	IES7	IES6	IES5	IES4	IES3	IES2	IES1	IES0			
RESET	0	0	0	0	0	0	0	0			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
Address		FCDH									

Hex Address: FCE

Table 167. Shared Interrupt Select Register (IRQSS)

Bit	7	6	5	4	3	2	1	0		
Field	Reserved	PA6CS	Reserved							
RESET	0	0	0	0	0	0	0	0		
R/W	R/W	R/W	R/W	R/W R/W R/W R/W R/W						
Address		FCEH								

Hex Address: FCF

Table 168. Interrupt Control Register (IRQCTL)

Bit	7	6	5	4	3	2	1	0		
Field	IRQE		Reserved							
RESET	0	0	0	0	0	0	0	0		
R/W	R/W	R	R	R	R	R	R	R		
Address				FC	FH					

Hex Address: FD3

Bit	7	6	5	4	3	2	1	0
Field	POUT7	POUT6	POUT5	POUT4	POUT3	POUT2	POUT1	POUT0
RESET	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Address				FD	3H			

Table 172. Port A Output Data Register (PAOUT)

Hex Address: FD4

Table 173. Port B GPIO Address Register (PBADDR)

Bit	7	6	5	4	3	2	1	0			
Field		PADDR[7:0]									
RESET		00H									
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
Address		FD4H									

Hex Address: FD5

Table 174. Port B Control Registers (PBCTL)

Bit	7	6	5	4	3	2	1	0		
Field	PCTL									
RESET	00H									
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Address	FD5H									

Hex Address: FD6

Table 175. Port B Input Data Registers (PBIN)

Bit	7	6	5	4	3	2	1	0	
Field	PIN7	PIN6	PIN5	PIN4	PIN3	PIN2	PIN1	PIN0	
RESET	Х	Х	Х	Х	Х	Х	Х	Х	
R/W	R	R	R	R	R	R	R	R	
Address	FD6H								

Z8 Encore![®] F0830 Series Product Specification

Index

Symbols

@ 165# 165% 165

Numerics

10-bit ADC 4

Α

absolute maximum ratings 184 AC characteristics 189 ADC 166 block diagram 99 overview 98 ADC Channel Register 1 (ADCCTL) 102 ADC Data High Byte Register (ADCDH) 103 ADC Data Low Bit Register (ADCDL) 103, 104, 105 **ADCX 166** ADD 166 add - extended addressing 166 add with carry 166 add with carry - extended addressing 166 additional symbols 165 address space 14 **ADDX 166** analog block/PWM signal synchronization 100 analog block/PWM signal zynchronization 100 analog signals 11 analog-to-digital converter overview 98 AND 169 **ANDX 169** architecture voltage measurements 98 arithmetic instructions 166 assembly language programming 162 assembly language syntax 163

В

B 165 b 164 **BCLR 167** binary number suffix 165 BIT 167 bit 164 clear 167 manipulation instructions 167 set 167 set or clear 167 swap 167 test and jump 169 test and jump if non-zero 169 test and jump if zero 169 bit jump and test if non-zero 166 bit swap 169 block diagram 3 block transfer instructions 167 **BRK 169 BSET 167** BSWAP 167. 169 **BTJ** 169 BTJNZ 166, 169 **BTJZ 169**

С

calibration and compensation, motor control measurements 101 CALL procedure 169 capture mode 89, 90 capture/compare mode 89 cc 164 CCF 168 characteristics, electrical 184 clear 168 CLR 168 COM 169 compare 89