



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	eZ8
Core Size	8-Bit
Speed	20MHz
Connectivity	-
Peripherals	Brown-out Detect/Reset, LED, POR, PWM, WDT
Number of I/O	23
Program Memory Size	1KB (1K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Through Hole
Package / Case	28-DIP (0.600", 15.24mm)
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z8f0130pj020eg

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# Z8 Encore!<sup>®</sup> F0830 Series Product Specification

#### xi

Figure 27.	Typical RC Oscillator Frequency as a Function of External Capacitance with a 45 k $\Omega$ Resistor
Figure 28.	Op Code Map Cell Description
Figure 29.	First Op Code Map
Figure 30.	Second Op Code Map after 1FH 183
Figure 31.	$I_{CC}$ Versus System Clock Frequency (HALT Mode) 187
Figure 32.	I <sub>CC</sub> Versus System Clock Frequency (NORMAL Mode) 188
Figure 33.	Port Input Sample Timing 195
Figure 34.	GPIO Port Output Timing 196
Figure 35.	On-Chip Debugger Timing 197
Figure 36.	Flash Current Diagram

# Z8 Encore!<sup>®</sup> F0830 Series Product Specification

Table 29.	Port A–C Input Data Registers (PxIN)
Table 30.	Port A–D Output Data Register (PxOUT) 50
Table 31.	LED Drive Enable (LEDEN) 51
Table 32.	LED Drive Level High Register (LEDLVLH)
Table 33.	LED Drive Level Low Register (LEDLVLL)
Table 34.	Trap and Interrupt Vectors in Order of Priority
Table 35.	Interrupt Request 0 Register (IRQ0)
Table 36.	Interrupt Request 1 Register (IRQ1) 59
Table 37.	Interrupt Request 2 Register (IRQ2) 60
Table 38.	IRQ0 Enable and Priority Encoding
Table 39.	IRQ0 Enable Low Bit Register (IRQ0ENL)
Table 40.	IRQ0 Enable High Bit Register (IRQ0ENH)
Table 41.	IRQ1 Enable and Priority Encoding
Table 42.	IRQ1 Enable High Bit Register (IRQ1ENH)
Table 43.	IRQ2 Enable and Priority Encoding
Table 44.	IRQ1 Enable Low Bit Register (IRQ1ENL)
Table 45.	IRQ2 Enable Low Bit Register (IRQ2ENL)
Table 46.	IRQ2 Enable High Bit Register (IRQ2ENH)
Table 47.	Interrupt Edge Select Register (IRQES)
Table 48.	Shared Interrupt Select Register (IRQSS)
Table 49.	Interrupt Control Register (IRQCTL)
Table 50.	Timer 0–1 High Byte Register (TxH)    83
Table 51.	Timer 0–1 Low Byte Register (TxL)
Table 52.	Timer 0–1 Reload High Byte Register (TxRH)
Table 53.	Timer 0–1 Reload Low Byte Register (TxRL)
Table 54.	Timer 0–1 PWM High Byte Register (TxPWMH)
Table 55.	Timer 0–1 PWM Low Byte Register (TxPWML)
Table 56.	Timer 0–1 Control Register 0 (TxCTL0)    87
Table 57.	Timer 0–1 Control Register 1 (TxCTL1)
Table 58.	Watchdog Timer Approximate Time-Out Delays

# **Pin Description**

The Z8 Encore! F0830 Series products are available in a variety of package styles and pin configurations. This chapter describes the signals and the pin configurations for each of the package styles. For information about the physical package specifications, see the <u>Packaging</u> chapter on page 199.

# **Available Packages**

Table 3 lists the package styles that are available for each device in the Z8 Encore! F0830 Series product line.

Part Number	ADC	20-pin QFN	20-pin SOIC	20-pin SSOP	20-pin PDIP	28-pin QFN	28-pin SOIC	28-pin SSOP	28-pin PDIP
Z8F1232	Yes	Х	Х	Х	Х	Х	Х	Х	Х
Z8F1233	No	Х	Х	Х	Х	Х	Х	Х	Х
Z8F0830	Yes	Х	Х	Х	Х	Х	Х	Х	Х
Z8F0831	No	Х	Х	Х	Х	Х	Х	Х	Х
Z8F0430	Yes	Х	Х	Х	Х	Х	Х	Х	Х
Z8F0431	No	Х	Х	Х	Х	Х	Х	Х	Х
Z8F0230	Yes	Х	Х	Х	Х	Х	Х	Х	Х
Z8F0231	No	Х	Х	Х	Х	Х	Х	Х	Х
Z8F0130	Yes	Х	Х	Х	Х	Х	Х	Х	Х
Z8F0131	No	Х	Х	Х	Х	Х	Х	Х	Х

Table 3. Z8 Encore! F0830 Series Package Options

# **Pin Configurations**

Figures 2 and 3 display the pin configurations of all of the packages available in the Z8 Encore! F0830 Series. See <u>Table 4</u> on page 11 for a description of the signals. Analog input alternate functions (ANAx) are not available on the following devices:

- Z8F0831
- Z8F0431
- Z8F0131
- Z8F0231
- Z8F1233

Signal Mnemonic	I/O	Description
Oscillators		
X <sub>IN</sub>	I	External crystal input. This is the input pin to the crystal oscillator. A crystal can be connected between it and the <b>XOUT</b> pin to form the oscillator. In addition, this pin is used with external RC networks or external clock drivers to provide the system clock.
X <sub>OUT</sub>	0	External crystal output. This pin is the output of the crystal oscillator. A crystal can be connected between it and the <b>XIN</b> pin to form the oscillator.
Clock Input		
CLKIN	Ι	Clock input signal. This pin may be used to input a TTL-level signal to be used as the system clock.
LED Drivers		
LED	0	Direct LED drive capability. All Port C pins have the capability to drive an LED without any other external components. These pins have programmable drive strengths set by the GPIO block.
On-Chip Debugger		
DBG	I/O	Debug. This signal is the control and data input and output to and from the On-Chip Debugger.
		<b>Caution:</b> The DBG pin is open-drain and requires an external pull-up resistor to ensure proper operation.
Reset		
RESET	I/O	RESET. Generates a reset when asserted (driven Low). Also serves as a reset indicator; the Z8 Encore! forces this pin low when in reset. This pin is open-drain and features an enabled internal pull-up resistor.
Power Supply		
V <sub>DD</sub>	I	Digital power supply.
AV <sub>DD</sub>	Ι	Analog power supply.
V <sub>SS</sub>	Ι	Digital ground.
AV <sub>SS</sub>	Ι	Analog ground.
Note: The AV <sub>DD</sub> and <i>A</i> and PB7 on 28-	AV <sub>SS</sub> sig pin pacł	nals are available only in the 28-pin packages with ADC. They are replaced by PB6 kages without ADC.

### Table 4. Signal Descriptions (Continued)

The Voltage Brown-Out circuit can be either enabled or disabled during STOP Mode. Operations during STOP Mode is set by the VBO\_AO Flash option bit. See the <u>Flash</u> <u>Option Bits</u> chapter on page 124 for information about configuring VBO\_AO.



Figure 7. Voltage Brown-Out Reset Operation

## Watchdog Timer Reset

If the device is operating in NORMAL or STOP Mode, the Watchdog Timer can initiate a system reset at time-out if the WDT\_RES Flash option bit is programmed to 1; this state is the unprogrammed state of the WDT\_RES Flash option bit. If the bit is programmed to 0, it configures the Watchdog Timer to cause an interrupt – not a system reset – at time-out. The WDT status bit in the Reset Status (RSTSTAT) Register is set to 1 to signify that the reset was initiated by the Watchdog Timer.

## **External Reset Input**

The  $\overline{\text{RESET}}$  pin has a Schmitt-triggered input and an internal pull-up resistor. After the  $\overline{\text{RESET}}$  pin is asserted for a minimum of four system clock cycles, the device progresses through the system reset sequence. Because of the possible asynchronicity of the system

## Port A–D Alternate Function Subregisters

The Port A–D Alternate Function Subregister is accessed through the Port A–D Control Register by writing 02H to the Port A–D Address Register. See Table 22 on page 42. The Port A–D Alternate Function subregisters enable the alternate function selection on pins. If disabled, the pins function as GPIOs. If enabled, select one of four alternate functions using Alternate Function Set subregisters 1 and 2, as described in the the <u>Port A–D Alternate Function</u> <u>Set 1 Subregisters</u> section on page 47 and the <u>Port A–D Alternate Function</u> <u>Set 2 Subregisters</u> section on page 48. See the <u>GPIO Alternate Functions</u> section on page 34 to determine the alternate functions associated with each port pin.

**Caution:** Do not enable alternate functions for GPIO port pins for which there is no associated Alternate function. Failure to follow this guideline can result in unpredictable operation.

Bit	7	6	5	4	3	2	1	0						
Field	AF7	AF6	AF5	AF4	AF3	AF2	AF1	AF0						
RESET		00H (Ports A–C); 01H (Port D)												
R/W		R/W												
Address	If 02H in F	Port A–D Ad	dress Regis	ter, then acc	essible thro	ugh the Por	t A–D Contro	ol Register						
Bit	Descriptio	n												
[7:0]	Port Alterr	Port Alternate Function Enable												
AFx	0 = The poi	rt pin is in N	ORMAL Mod	de and the D	Dx bit in the	e Port A–D D	Data Directio	n Subregis-						

Table 22. Port A–D Alternate Function Subregisters (PxAF)

ter determines the direction of the pin. 1 = The alternate function selected through Alternate function set subregisters is enabled. Port

= The alternate function selected through Alternate function set subregisters is enabled. Port pin operation is controlled by the Alternate function.

Note: x indicates the specific GPIO port pin number (7-0).

• Writing 1 to the IRQE bit in the Interrupt Control Register

Interrupts are globally disabled by any of the following actions:

- Execution of a DI (disable interrupt) instruction
- eZ8 CPU acknowledgement of an interrupt service request from the Interrupt Controller
- Writing a 0 to the IRQE bit in the Interrupt Control Register
- Reset
- Execution of a trap instruction
- Illegal instruction Trap
- Primary oscillator fail trap
- Watchdog Oscillator fail trap

### **Interrupt Vectors and Priority**

The Interrupt Controller supports three levels of interrupt priority. Level 3 is the highest priority, level 2 is the second highest priority and level 1 is the lowest priority. If all of the interrupts are enabled with identical interrupt priority (all as level 2 interrupts, for example), the interrupt priority is assigned from highest to lowest as specified in <u>Table 34</u> on page 54. Level 3 interrupts are always assigned higher priority than level 2 interrupts and level 2 interrupts are assigned higher priority than level 1 interrupts. Within each interrupt priority level (level 1, level 2 or level 3), priority is assigned as specified in Table 34, above. Reset, Watchdog Timer interrupt (if enabled), primary oscillator fail trap, Watchdog Oscillator fail trap and illegal instruction trap always have highest (level 3) priority.

## **Interrupt Assertion**

Interrupt sources assert their interrupt requests for only a single system clock period (single pulse). When the interrupt request is acknowledged by the eZ8 CPU, the corresponding bit in the interrupt request register is cleared. Writing 0 to the corresponding bit in the interrupt request register clears the interrupt request.

**Caution:** Zilog recommends not using a coding style that clears bits in the Interrupt Request registers. All incoming interrupts received between execution of the first LDX command and the final LDX command are lost. See Example 1, which follows.

**Example 1.** A poor coding style that can result in lost interrupt requests:

# **Timers**

The Z8 Encore! F0830 Series products contain up to two 16-bit reloadable timers that can be used for timing, event counting or generation of pulse width modulated (PWM) signals. The timers feature include:

- 16-bit reload counter
- Programmable prescaler with prescale values ranging from 1 to 128
- PWM output generation
- Capture and compare capability
- External input pin for timer input, clock gating or capture signal. External input pin signal frequency is limited to a maximum of one-fourth the system clock frequency
- Timer output pin
- Timer interrupt

# Architecture

Figure 10 displays the architecture of the timers.

Bit	Description
[7:0]	Timer High and Low Bytes
TH, TL	These 2 bytes, {TH[7:0], TL[7:0]}, contain the current 16-bit timer count value.

# **Analog-to-Digital Converter**

The Z8 Encore! MCU includes an eight-channel Successive Approximation Register (SAR) Analog-to-Digital Converter (ADC). The ADC converts an analog input signal to a 10-bit binary number. The features of the SAR ADC include:

- Eight analog input sources multiplexed with general purpose I/O ports
- Fast conversion time, less than 11.9µs
- Programmable timing controls
- Interrupt on conversion complete
- Internal voltage reference generator
- Ability to select external reference voltage
- When configuring an ADC using external  $V_{\text{REF}}, \text{PB5}$  is used as  $V_{\text{REF}}$  in the 28-pin package

## Architecture

The ADC architecture, displayed in Figure 11, consists of an 8-input multiplexer, sampleand-hold amplifier and 10-bit SAR ADC. The ADC digitizes the signal on a selected channel and stores the digitized data in the ADC data registers. In an environment with high electrical noise, an external RC filter must be added at the input pins to reduce highfrequency noise.

 $T_{CONV} = T_{S/H} + T_{CON}$  $T_{CONV} = T_S + T_H + 13 * SCLK * 16$ 

where:

$$\begin{split} & \text{SCLK} = \text{System Clock} \\ & \text{T}_{\text{CONV}} = \text{Total conversion time} \\ & \text{T}_{\text{S}} = \text{Sample time} (\text{SCLK} * \text{ADCST}) \\ & \text{T}_{\text{CON}} = \text{Conversion time} (13 * \text{SCLK} * 16) \\ & \text{T}_{\text{H}} = \text{Hold time} (\text{SCLK} * \text{ADCSST}) \\ & \text{DIV} = 16 (\text{fixed to divide by 16 for F0830 Series products}) \end{split}$$

**Example:** For an F0830 Series MCU running @ 20MHz:

$$\begin{split} T_{CONV} &= 1 \mu s + 0.5 \mu s + 13 * SCLK * DIV \\ T_{CONV} &= 1 \mu s + 0.5 \mu s + 13 * (1/20 \text{ MHz}) * 16 = 11.9 \mu s \end{split}$$

## Flash Operation Timing Using the Flash Frequency Registers

Before performing either a Program or Erase operation on Flash memory, the user must first configure the Flash Frequency High and Low Byte registers. The Flash frequency registers allow programming and erasing of the Flash with system clock frequencies ranging from 10kHz to 20MHz.

The Flash Frequency High and Low Byte registers combine to form a 16-bit value, FFREQ, to control the timing for Flash Program and Erase operations. The 16-bit binary Flash frequency value must contain the system clock frequency (in kHz). This value is calculated using the following equation:

 $FFREQ[15:0] = \frac{System Clock Frequency (Hz)}{1000}$ 

**Caution:** Flash programming and erasure are not supported for system clock frequencies below 10kHz or above 20MHz. The Flash Frequency High and Low Byte registers must be loaded with the correct value to ensure operation of the Z8 Encore! F0830 Series devices.

## Flash Code Protection Against External Access

The user code contained within Flash memory can be protected against external access by using the On-Chip Debugger. Programming the FRP Flash option bit prevents reading of the user code using the On-Chip Debugger. For more information, see the <u>Flash Option</u> <u>Bits</u> chapter on page 124 and the <u>On-Chip Debugger</u> chapter on page 139.

# Flash Code Protection Against Accidental Program and Erasure

The Z8 Encore! F0830 Series provides several levels of protection against accidental program and erasure of the Flash memory contents. This protection is provided by a combination of the Flash option bits, the register locking mechanism, the page select redundancy and the sector level protection control of the Flash Controller.

#### Flash Code Protection Using the Flash Option Bits

The FHSWP and FWP Flash option bits combine to provide three levels of Flash program memory protection, as listed in Table 71. See the <u>Flash Option Bits</u> chapter on page 124 for more information.

- The Flash Sector Protect Register is ignored for programming and Erase operations.
- Programming operations are not limited to the page selected in the page select register.
- Bits in the Flash Sector Protect Register can be written to one or zero.
- The second write of the page select register to unlock the Flash Controller is not necessary.
- The page select register can be written when the Flash Controller is unlocked.
- The mass erase command is enabled through the Flash Control Register

**Caution:** For security reasons, Flash Controller allows only a single page to be opened for write/ erase. When writing multiple Flash pages, the Flash Controller must go through the unlock sequence again to select another page.

## **NVDS Operational Requirements**

The device uses a 12KB Flash memory space, despite the maximum specified Flash size of 8KB (with the exception of 12KB mode with non-NVDS). User code accesses the lower 8KB of Flash, leaving the upper 4KB for proprietary (for Zilog-only) memory. The NVDS is implemented by using this proprietary memory space for special-purpose routines and for the data required by these routines, which are factory-programmed and cannot be altered by the user. The NVDS operation is described in detail in *the* <u>Nonvolatile</u> <u>Data Storage</u> *chapter on page 134*.

The NVDS routines are triggered by a user code: CALL into proprietary memory. Code executing from this proprietary memory must be able to read and write other locations within proprietary memory. User code must not be able to read or write proprietary memory.

## **Flash Control Register Definitions**

This section defines the features of the following Flash Control registers.

Flash Control Register: see page 119

Flash Status Register: see page 120

Flash Page Select Register: see page 121

Flash Sector Protect Register: see page 122

Flash Frequency High and Low Byte Registers: see page 123

Bit	Description (Continued)
[4] XTLDIS	<ul> <li>State of the Crystal Oscillator at Reset</li> <li>This bit enables only the crystal oscillator. Selecting the crystal oscillator as the system clock must be performed manually.</li> <li>0 = The crystal oscillator is enabled during reset, resulting in longer reset timing.</li> <li>1 = The crystal oscillator is disabled during reset, resulting in shorter reset timing.</li> </ul>
[3:0]	<b>Reserved</b> These bits are reserved and must be programmed to 1111.

# **Trim Bit Address Space**

All available trim bit addresses and their functions are listed in Tables 83 through 90.

							L	ower Ni	bble (He	x)						
	0	1	2	3	4	5	6	7	8	9	А	В	С	D	Е	F
	1.1	2.2	2.3	2.4	3.3	3.4	3.3	3.4	4.3	4.3	2.3	2.2	2.2	3.2	1.2	1.2
0	BRK	SRP	ADD	ADD								JR		JP	INC	NOP
	22	2.3	23	2.4	33	3.4	33	3.4	4 3	13	11,∧	00,7	11,111	CC,DA		See 2nd
1	RLC	RLC	ADC	ADC	ADC	ADC	ADC	ADC	ADCX	ADCX						Op Code
	R1	IR1	r1,r2	r1,lr2	R2,R1	IR2,R1	R1,IM	IR1,IM	ER2,ER1	IM,ER1						Мар
	2.2	2.3	2.3	2.4	3.3	3.4	3.3	3.4	4.3	4.3						
2			50B	50B	50B R2 R1	SUB IR2 R1	SUB R1 IM		SUBX	SUBX						
	22	2.3	2.3	2.4	3.3	3.4	3.3	3.4	4.3	4.3						
3	DEC	DEC	SBC	SBC	SBC	SBC	SBC	SBC	SBCX	SBCX						
	R1	IR1	r1,r2	r1,lr2	R2,R1	IR2,R1	R1,IM	IR1,IM	ER2,ER1	IM,ER1						
	2.2	2.3	2.3	2.4	3.3	3.4	3.3	3.4	4.3	4.3						
4	R1	IR1	r1 r2	r1 lr2	82 R1	IR2 R1			ER2 ER1							
	2.2	2.3	2.3	2.4	3.3	3.4	3.3	3.4	4.3	4.3						1.2
5	POP	POP	AND	AND	AND	AND	AND	AND	ANDX	ANDX						WDT
	R1	IR1	r1,r2	r1,Ir2	R2,R1	IR2,R1	R1,IM	IR1,IM	ER2,ER1	IM,ER1						
6	2.2 COM	2.3 COM	2.3 TCM	2.4 TCM	3.3 TCM	3.4 TCM	3.3 TCM	3.4 TCM	4.3 TCMX	4.3 TCMX						1.2 STOP
0	R1	IR1	r1,r2	r1,lr2	R2,R1	IR2,R1	R1,IM	IR1,IM	ER2,ER1	IM,ER1						0101
	2.2	2.3	2.3	2.4	3.3	3.4	3.3	3.4	4.3	4.3						1.2
7	PUSH	PUSH	ТМ	ТМ	ТМ	ТМ	ТМ	ТМ	тмх	тмх						HALT
	R2	IR2	r1,r2	r1,lr2	R2,R1	IR2,R1	R1,IM	IR1,IM	ER2,ER1	IM,ER1						4.0
8	DECW	DECW	LDE	LDEI	LDX	LDX	LDX	LDX	LDX	LDX						1.2 DI
•	RR1	IRR1	r1,Irr2	lr1,lrr2	r1,ER2	lr1,ER2	IRR2,R1	IRR2,IR1	r1,rr2,X	rr1,r2,X						
	2.2	2.3	2.5	2.9	3.2	3.3	3.4	3.5	3.3	3.5						1.2
9	RL	RL	LDE		LDX											EI
	2.5	2.6	23	2.4	3.3	112,EKT	33	3.4	11,12,7	11,112,1						1.4
А	INCW	INCW	ĈP	ĈP	CP	CP	CP	ČP	CPX	CPX						RET
	RR1	IRR1	r1,r2	r1,Ir2	R2,R1	IR2,R1	R1,IM	IR1,IM	ER2,ER1	IM,ER1						
Б	2.2	2.3	2.3	2.4	3.3	3.4	3.3	3.4	4.3	4.3						1.5
в	R1	IR1	r1.r2	r1.lr2	R2.R1	IR2.R1	R1.IM	IR1.IM	ER2.ER1	IM.ER1						INET
	2.2	2.3	2.5	2.9	2.3	2.9	,	3.4	3.2	,						1.2
С	RRC	RRC	LDC	LDCI	JP	LDC		LD	PUSHX							RCF
	R1	IR1	r1,Irr2	lr1,lrr2	IRR1	lr1,lrr2		r1,r2,X	ER2							
П	2.2 SRA	2.3 SRA	2.5	2.9	2.6 CALL	2.2 BSWAP	3.3 CALL	3.4	3.2 POPX							1.2 SCF
D	R1	IR1	r2,Irr1	Ir2,Irr1	IRR1	R1	DA	r2,r1,X	ER1							001
	2.2	2.3	2.2	2.3	3.2	3.3	3.2	3.3	4.2	4.2						1.2
Е	RR	RR	BIT	LD	LD	LD	LD	LD	LDX	LDX						CCF
	R1	IR1	p,b,r1	r1,lr2	R2,R1	IR2,R1	R1,IM	IR1,IM	ER2,ER1	IM,ER1						
F	SWAP	SWAP	TRAP	2.3 LD	MULT	3.3 LD	3.3 BTJ	3.4 BTJ				•	🚽	🚽	🚽	
•	R1	IR1	Vector	lr1 r2	RR1	R2 IR1	n h r1 X	n h lr1 X				V				

## Figures 29 and 30 provide information about each of the eZ8 CPU instructions.

Figure 29. First Op Code Map

Upper Nibble (Hex)

	$T_A = 0^{\circ}C \text{ to } +70^{\circ}C \qquad \qquad T_A = -40^{\circ}C \text{ to} +105^{\circ}C$								
Symbol	Parameter	Min	Тур	Max	Min	Typ <sup>1</sup>	Max	Units	Conditions
T <sub>POR</sub>	Power-On Reset Digital Delay				TBD	13	TBD	μs	66 Internal Preci- sion Oscillator cycles
T <sub>POR</sub>	Power-On Reset Digital Delay				TBD	8	TBD	ms	5000 Internal Pre- cision Oscillator cycles
T <sub>SMR</sub>	Stop Mode Recovery with crystal oscillator disabled				TBD	13	TBD	μs	66 Internal Preci- sion Oscillator cycles
T <sub>SMR</sub>	Stop Mode Recovery with crystal oscillator enabled				TBD	8	TBD	ms	5000 Internal Pre- cision Oscillator cycles
T <sub>VBO</sub>	Voltage Brown-Out Pulse Rejection Period				_	10	_	μs	V <sub>DD</sub> < V <sub>VBO</sub> to gen- erate a Reset.
T <sub>RAMP</sub>	Time for $V_{DD}$ to transition from $V_{SS}$ to $V_{POR}$ to ensure valid Reset				0.10	-	100	ms	
Note: <sup>1</sup> Da	ata in the typical column	is from c	haracter	ization at	:3.3V an	d 0°C. Tł	nese val	ues are p	rovided for design guid-

### Table 118. Power-On Reset and Voltage Brown-Out Electrical Characteristics and Timing

ance only and are not tested in production.

#### Hex Address: F05

#### Table 135. Timer 0 PWM Low Byte Register (T0PWML)

Bit	7	6	5	4	3	2	1	0				
Field		PWML										
RESET	0	0	0	0	0	0	0	0				
R/W	R/W	R/W R/W R/W R/W R/W R/W R/W										
Address				F0	5H							

#### Hex Address: F06

#### Table 136. Timer 0 Control Register 0 (T0CTL0)

Bit	7	6	5	4	3	2	1	0			
Field	TMODEHI	TICO	NFIG	Reserved		INPCAP					
RESET	0	0	0	0	0	0 0 0					
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
Address		F06H									

## Hex Address: F07

#### Table 137. Timer 0 Control Register 1 (T0CTL1)

Bit	7	6	5	4	3	2	1	0	
Field	TEN	TPOL		PRES		TMODE			
RESET	0	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Address	F07H								

#### Hex Address: F08

#### Table 138. Timer 1 High Byte Register (T1H)

Bit	7	6	5	4	3	2	1	0		
Field	TH									
RESET	0	0	0	0	0	0	0	0		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Address	F08H									

### Hex Address: F74

#### Table 149. ADC Sample Settling Time (ADCSST)

Bit	7	6	5	4	3	2	1	0	
Field		Rese	erved		SST				
RESET		(	)		1	1	1	1	
R/W		F	१		R/W				
Address	F74H								

Bit	Description
[7:4]	<b>Reserved</b> These bits are reserved and must be programmed to 0000.
[3:0] SST	Sample Settling Time 0h–Fh = Number of system clock periods to meet 0.5 $\mu$ s minimum.

## Hex Address: F75

## Table 150. ADC Sample Time (ADCST)

Bit	7	6	5	4	3	2	1	0		
Field	Reserved		ST							
RESET	0		1	1	1	1	1	1		
R/W	R/	/W	R/W							
Address	F75H									

Bit	Description
[7:6]	Reserved This register is reserved and must be programmed to 0.
[5:0] ST	<b>Sample/Hold Time</b> 0h–Fh = Number of system clock periods to meet 1 µs minimum.

## Hex Addresses: F77–F7F

This address range is reserved.

### Hex Addresses: F87–F8F

This address range is reserved.

# Comparator 0

For more information about the Comparator Register, see the <u>Comparator Control Register Definitions</u> section on page 107.

#### Hex Address: F90

Bit	7	6	5	4	3	2	1	0	
Field	Reserved	INNSEL		REF	Reserved				
RESET	0	0	0	1	0	1	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Address	F90H								

#### Table 156. Comparator Control Register (CMP0)

#### Hex Addresses: F91–FBF

This address range is reserved.

## **Interrupt Controller**

For more information about the Interrupt Control registers, see the <u>Interrupt Control Reg-</u> <u>ister Definitions</u> section on page 57.

#### Hex Address: FC0

Bit	7	6	5	4	3	2	1	0	
Field	Reserved	T1I	TOI	Reserved	Reserved	Reserved	Reserved	ADCI	
RESET	0	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Address	FC0H								

#### Table 157. Interrupt Request 0 Register (IRQ0)

### Hex Address: FDB

Bit	7	6	5	4	3	2	1	0	
Field	POUT7	POUT6	POUT5	POUT4	POUT3	POUT2	POUT1	POUT0	
RESET	0	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Address	FDBH								

#### Hex Address: FDC

#### Table 181. Port D GPIO Address Register (PDADDR)

Bit	7	6	5	4	3	2	1	0		
Field	PADDR[7:0]									
RESET	00H									
R/W	R/W	R/W R/W R/W R/W R/W R/W R/W								
Address	FDCH									

## Hex Address: FDD

#### Table 182. Port D Control Registers (PDCTL)

Bit	7	6	5	4	3	2	1	0		
Field	PCTL									
RESET	00H									
R/W	R/W	R/W R/W R/W R/W R/W R/W R/W								
Address	FDDH									

#### Hex Address: FDE

This address range is reserved.

#### Hex Address: FDF

Table 183.	Port D	Output	Data	Reaister	(PDOUT)
			_		( ,

Bit	7	6	5	4	3	2	1	0
Field	POUT7	POUT6	POUT5	POUT4	POUT3	POUT2	POUT1	POUT0
RESET	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Address	FDFH							

#### Hex Addresses: FE0–FEF

This address range is reserved.

# Watchdog Timer

For more information about the Watchdog Timer registers, see the <u>Watchdog Timer Con-</u> trol Register Definitions section on page 95.

#### Hex Address: FF0

The Watchdog Timer Control Register address is shared with the read-only Reset Status Register.

Bit	7	6	5	4	3	2	1	0	
Field	WDTUNLK								
RESET	Х	Х	Х	Х	Х	Х	Х	Х	
R/W	W	W	W	W	W	W	W	W	
Address	FF0H								

Table 184	. Watchdog	Timer	Control	Register	(WDTCTL)	)
-----------	------------	-------	---------	----------	----------	---

Bit	7	6	5	4	3	2	1	0
Field	POR	STOP	WDT	EXT	Reserved			
RESET	See <u>Table 12</u> on page 29			0	0	0	0	0
R/W	R	R	R	R	R	R	R	R
Address	FF0H							

Table 185. Reset Status Register (RSTSTAT)