



Welcome to [E-XFL.COM](https://www.e-xfl.com)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Active |
| Core Processor | eZ8 |
| Core Size | 8-Bit |
| Speed | 20MHz |
| Connectivity | - |
| Peripherals | Brown-out Detect/Reset, LED, POR, PWM, WDT |
| Number of I/O | 25 |
| Program Memory Size | 1KB (1K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 256 x 8 |
| Voltage - Supply (Vcc/Vdd) | 2.7V ~ 3.6V |
| Data Converters | - |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 105°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 28-SSOP (0.173", 4.40mm Width) |
| Supplier Device Package | - |
| Purchase URL | https://www.e-xfl.com/product-detail/zilog/z8f0131hj020eg |

| | |
|---|----|
| Voltage Brown-Out Reset | 24 |
| Watchdog Timer Reset | 25 |
| External Reset Input | 25 |
| External Reset Indicator | 26 |
| On-Chip Debugger Initiated Reset | 26 |
| Stop Mode Recovery | 26 |
| Stop Mode Recovery using WDT Time-Out | 27 |
| Stop Mode Recovery using GPIO Port Pin Transition | 27 |
| Stop Mode Recovery Using the External RESET Pin | 28 |
| Debug Pin Driven Low | 28 |
| Reset Register Definitions | 28 |
| Low-Power Modes | 30 |
| STOP Mode | 30 |
| HALT Mode | 31 |
| Peripheral Level Power Control | 31 |
| Power Control Register Definitions | 31 |
| General Purpose Input/Output | 33 |
| GPIO Port Availability by Device | 33 |
| Architecture | 34 |
| GPIO Alternate Functions | 34 |
| Direct LED Drive | 35 |
| Shared Reset Pin | 35 |
| Crystal Oscillator Override | 35 |
| 5V Tolerance | 35 |
| External Clock Setup | 36 |
| GPIO Interrupts | 39 |
| GPIO Control Register Definitions | 39 |
| Port A–D Address Registers | 40 |
| Port A–D Control Registers | 41 |
| Port A–D Data Direction Subregisters | 41 |
| Port A–D Alternate Function Subregisters | 42 |
| Port A–C Input Data Registers | 49 |
| Port A–D Output Data Register | 50 |
| LED Drive Enable Register | 51 |
| LED Drive Level High Register | 51 |
| LED Drive Level Low Register | 52 |
| Interrupt Controller | 53 |
| Interrupt Vector Listing | 53 |
| Architecture | 55 |
| Operation | 55 |

| | |
|--|-----|
| Calibration and Compensation | 101 |
| ADC Control Register Definitions | 101 |
| ADC Control Register 0 | 102 |
| ADC Data High Byte Register | 103 |
| ADC Data Low Bits Register | 103 |
| Sample Settling Time Register | 104 |
| Sample Time Register | 105 |
| Comparator | 106 |
| Operation | 106 |
| Comparator Control Register Definitions | 107 |
| Flash Memory | 108 |
| Data Memory Address Space | 111 |
| Flash Information Area | 111 |
| Operation | 112 |
| Flash Operation Timing Using the Flash Frequency Registers | 114 |
| Flash Code Protection Against External Access | 114 |
| Flash Code Protection Against Accidental Program and Erasure | 114 |
| Byte Programming | 116 |
| Page Erase | 117 |
| Mass Erase | 117 |
| Flash Controller Bypass | 117 |
| Flash Controller Behavior in Debug Mode | 117 |
| NVDS Operational Requirements | 118 |
| Flash Control Register Definitions | 118 |
| Flash Control Register | 119 |
| Flash Status Register | 120 |
| Flash Page Select Register | 121 |
| Flash Sector Protect Register | 122 |
| Flash Frequency High and Low Byte Registers | 123 |
| Flash Option Bits | 124 |
| Operation | 124 |
| Option Bit Configuration by Reset | 124 |
| Option Bit Types | 125 |
| Flash Option Bit Control Register Definitions | 126 |
| Trim Bit Address Register | 126 |
| Trim Bit Data Register | 126 |
| Flash Option Bit Address Space | 127 |
| Trim Bit Address Space | 129 |
| Nonvolatile Data Storage | 134 |

Program Memory

The eZ8 CPU supports 64KB of program memory address space. The Z8 Encore! F0830 Series devices contain 1KB to 12KB of on-chip Flash memory in the program memory address space, depending on the device. Reading from program memory addresses outside the available Flash memory address range returns FFH. Writing to these unimplemented program memory addresses produces no effect. Table 6 shows a program memory map for the Z8 Encore! F0830 Series products.

Table 6. Z8 Encore! F0830 Series Program Memory Maps

| Program Memory Address (Hex) Function | |
|---|--------------------|
| Z8F0830 and Z8F0831 Products | |
| 0000–0001 | Flash Option Bits |
| 0002–0003 | Reset Vector |
| 0004–003D | Interrupt Vectors* |
| 003E–1FFF | Program Memory |
| Z8F0430 and Z8F0431 Products | |
| 0000–0001 | Flash Option Bits |
| 0002–0003 | Reset Vector |
| 0004–003D | Interrupt Vectors* |
| 003E–0FFF | Program Memory |
| Z8F0130 and Z8F0131 Products | |
| 0000–0001 | Flash Option Bits |
| 0002–0003 | Reset Vector |
| 0004–003D | Interrupt Vectors* |
| 003E–03FF | Program Memory |
| Z8F0230 and Z8F0231 Products | |
| 0000–0001 | Flash Option Bits |
| 0002–0003 | Reset Vector |
| 0004–003D | Interrupt Vectors* |
| 003E–07FF | Program Memory |
| Note: *See Table 34 on page 54 for a list of interrupt vectors. | |

Register Map

Table 8 provides an address map of the Z8 Encore! F0830 Series register file. Not all devices and package styles in the Z8 Encore! F0830 Series support the ADC or all of the GPIO ports. Consider registers for unimplemented peripherals as reserved.

Table 8. Register File Address Map

| Address (Hex) | Register Description | Mnemonic | Reset (Hex) | Page No. |
|--|-----------------------------------|----------|-------------|----------|
| General Purpose RAM | | | | |
| 000–0FF | General purpose register file RAM | — | XX | |
| 100–EFF | Reserved | — | XX | |
| Timer 0 | | | | |
| F00 | Timer 0 high byte | T0H | 00 | 83 |
| F01 | Timer 0 low byte | T0L | 01 | 83 |
| F02 | Timer 0 reload high byte | T0RH | FF | 85 |
| F03 | Timer 0 reload low byte | T0RL | FF | 85 |
| F04 | Timer 0 PWM high byte | T0PWMH | 00 | 86 |
| F05 | Timer 0 PWM low byte | T0PWML | 00 | 86 |
| F06 | Timer 0 control 0 | T0CTL0 | 00 | 87 |
| F07 | Timer 0 control 1 | T0CTL1 | 00 | 88 |
| Timer 1 | | | | |
| F08 | Timer 1 high byte | T1H | 00 | 83 |
| F09 | Timer 1 low byte | T1L | 01 | 83 |
| F0A | Timer 1 reload high byte | T1RH | FF | 85 |
| F0B | Timer 1 reload low byte | T1RL | FF | 85 |
| F0C | Timer 1 PWM high byte | T1PWMH | 00 | 86 |
| F0D | Timer 1 PWM low byte | T1PWML | 00 | 86 |
| F0E | Timer 1 control 0 | T1CTL0 | 00 | 87 |
| F0F | Timer 1 control 1 | T1CTL1 | 00 | 83 |
| F10–F6F | Reserved | — | XX | |
| Analog-to-Digital Converter (ADC) | | | | |
| F70 | ADC control 0 | ADCCTL0 | 00 | 102 |
| F71 | Reserved | — | XX | |
| F72 | ADC data high byte | ADCD_H | XX | 103 |

Note: XX = Undefined.

Stop Mode Recovery Using the External $\overline{\text{RESET}}$ Pin

When the Z8 Encore! F0830 Series device is in STOP Mode and the external $\overline{\text{RESET}}$ pin is driven low, a system reset occurs. Because of a glitch filter operating on the $\overline{\text{RESET}}$ pin, the low pulse must be greater than the minimum width specified about 12 ns or it is ignored. The EXT bit in the Reset Status (RSTSTAT) Register is set.

Debug Pin Driven Low

Debug reset is initiated when the On-Chip Debugger detects any of the following error conditions on the DBG pin:

- Serial break (a minimum of nine continuous bits Low)
- Framing error (received STOP bit is Low)
- Transmit collision (simultaneous OCD and host transmission detected by the OCD)

When the Z8F0830 Series device is operating in STOP Mode, the debug reset will cause a system reset. The On-Chip Debugger block is not reset, but the remainder of the chip's operations go through a normal system reset. The POR bit in the Reset Status (RSTSTAT) Register is set to 1.

Reset Register Definitions

The following sections define the Reset registers.

Reset Status Register

The Reset Status (RSTSTAT) Register, shown in Table 12, is a read-only register that indicates the source of the most recent Reset event, Stop Mode Recovery event or Watchdog Timer time-out event. Reading this register resets the upper four bits to 0.

This register shares its address with the Watchdog Timer Control Register, which is write-only.

External Clock Setup

For systems using an external TTL drive, PB3 is the clock source for 20- and 28-pin devices. In this case, configure PB3 for Alternate function CLKIN. Write to the Oscillator Control Register (see the [Oscillator Control Register Definitions](#) section on page 154) to select the PB3 as the system clock.

Table 16. Port Alternate Function Mapping

| Port | Pin | Mnemonic | Alternate Function Description | Alternate Function Set Register AFS1 |
|---------------------|-----|------------|---|--------------------------------------|
| Port A ¹ | PA0 | T0IN/T0OUT | Timer 0 input/Timer 0 output complement | N/A |
| | | Reserved | | |
| | PA1 | T0OUT | Timer 0 output | |
| | | Reserved | | |
| | PA2 | Reserved | Reserved | |
| | | Reserved | | |
| | PA3 | Reserved | Reserved | |
| | | Reserved | | |
| | PA4 | Reserved | Reserved | |
| | | Reserved | | |
| | PA5 | Reserved | Reserved | |
| | | Reserved | | |
| | PA6 | T1IN/T1OUT | Timer 1 input/Timer 1 output complement | |
| | | Reserved | | |
| | PA7 | T1OUT | Timer 1 output | |
| | | Reserved | | |

Notes:

1. Because there is only a single alternate function for each Port A and Port D (PD0) pin, the Alternate Function Set registers are not implemented for Port A and Port D (PD0). Enabling alternate function selections (as described in the [Port A–D Alternate Function Subregisters](#) section on page 42) automatically enables the associated alternate function.
2. Because there are at most two choices of alternate functions for any Port B pin, the AFS2 Alternate Function Set Register is implemented but is not used to select the function. Additionally, alternate function selection (as described in the [Port A–D Alternate Function Subregisters](#) section on page 42) must also be enabled.
3. Because there are at most two choices of alternate functions for any Port C pin, the AFS2 Alternate Function Set Register is implemented but is not used to select the function. Additionally, alternate function selection (as described in the [Port A–D Alternate Function Subregisters](#) section on page 42) must also be enabled.

GPIO Interrupts

Many of the GPIO port pins can be used as interrupt sources. Some port pins can be configured to generate an interrupt request on either the rising edge or falling edge of the input pin signal. Other port pin interrupt sources, generate an interrupt when any edge occurs (both rising and falling). See the [Interrupt Controller](#) chapter on page 53 for more information about interrupts using the GPIO pins.

GPIO Control Register Definitions

Four registers for each port provide access to GPIO control, input data and output data; Table 17 lists these port registers. Use the Port A–D Address and Control registers together to provide access to subregisters for port configuration and control.

Table 17. GPIO Port Registers and Subregisters

| Port Register Mnemonic | Port Register Name |
|---------------------------|---|
| PxADDR | Port A–D Address Register (selects subregisters) |
| PxCTL | Port A–D Control Register (provides access to subregisters) |
| PxIN | Port A–D Input Data Register |
| PxOUT | Port A–D Output Data Register |
| Port Subregister Mnemonic | Port Register Name |
| PxDD | Data Direction |
| PxAF | Alternate Function |
| PxOC | Output Control (open-drain) |
| PxHDE | High Drive Enable |
| PxSMRE | Stop Mode Recovery Source Enable |
| PxPUE | Pull-Up Enable |
| PxAFS1 | Alternate Function Set 1 |
| PxAFS2 | Alternate Function Set 2 |

LED Drive Level Low Register

The LED Drive Level Low Register, shown in Table 33, contains two control bits for each Port C pin. These two bits select one of four programmable current drive levels for each Port C pin. Each pin is individually programmable.

Table 33. LED Drive Level Low Register (LEDLVLL)

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---------|--------------|-----|-----|-----|-----|-----|-----|-----|
| Field | LEDLVLL[7:0] | | | | | | | |
| RESET | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Address | F84H | | | | | | | |

| Bit | Description |
|---------|--|
| [7:0] | LED Level Low Bits |
| LEDLVLL | {LEDLVLH, LEDLVLL} select one of four programmable current drive levels for each Port C pin. 00 = 3mA. 01 = 7mA. 10 = 13mA. 11 = 20mA. |

Interrupt Request 0 Register

The Interrupt Request 0 (IRQ0) Register, shown in Table 35 stores the interrupt requests for both vectored and polled interrupts. When a request is sent to the Interrupt Controller, the corresponding bit in the IRQ0 Register becomes 1. If interrupts are globally enabled (vectored interrupts), the Interrupt Controller passes an interrupt request to the eZ8 CPU. If interrupts are globally disabled (polled interrupts), the eZ8 CPU can read the Interrupt Request 0 Register to determine if any interrupt requests are pending.

Table 35. Interrupt Request 0 Register (IRQ0)

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---------|----------|-----|-----|----------|-----|-----|-----|------|
| Field | Reserved | T1I | T0I | Reserved | | | | ADCI |
| RESET | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Address | FC0H | | | | | | | |

| Bit | Description |
|-------------|--|
| [7] | Reserved This bit is reserved and must be programmed to 0. |
| [6] T1I | Timer 1 Interrupt Request 0 = No interrupt request is pending for timer 1. 1 = An interrupt request from timer 1 is awaiting service. |
| [5] T0I | Timer 0 Interrupt Request 0 = No interrupt request is pending for timer 0. 1 = An interrupt request from timer 0 is awaiting service. |
| [4:1] | Reserved These registers are reserved and must be programmed to 0000. |
| [0] ADCI | ADC Interrupt Request 0 = No interrupt request is pending for the analog-to-digital converter. 1 = An interrupt request from the analog-to-digital converter is awaiting service. |

Timers

The Z8 Encore! F0830 Series products contain up to two 16-bit reloadable timers that can be used for timing, event counting or generation of pulse width modulated (PWM) signals. The timers feature include:

- 16-bit reload counter
- Programmable prescaler with prescale values ranging from 1 to 128
- PWM output generation
- Capture and compare capability
- External input pin for timer input, clock gating or capture signal. External input pin signal frequency is limited to a maximum of one-fourth the system clock frequency
- Timer output pin
- Timer interrupt

Architecture

Figure 10 displays the architecture of the timers.

is enabled, the timer output pin changes state (from Low to High or from High to Low) at timer reload.

Observe the following steps for configuring a timer for COUNTER Mode and for initiating the count:

1. Write to the Timer Control Register to:
 - Disable the timer
 - Configure the timer for COUNTER Mode
 - Select either the rising edge or falling edge of the timer input signal for the count. This selection also sets the initial logic level (High or Low) for the timer output alternate function. However, the timer output function is not required to be enabled.
2. Write to the Timer High and Low Byte registers to set the starting count value. This only affects the first pass in COUNTER Mode. After the first timer reload in COUNTER Mode, counting always begins at the reset value 0001H. In COUNTER Mode, the Timer High and Low Byte registers must be written with the value 0001H.
3. Write to the Timer Reload High and Low Byte registers to set the reload value.
4. If appropriate, enable the timer interrupt and set the timer interrupt priority by writing to the relevant interrupt registers.
5. Configure the associated GPIO port pin for the timer input alternate function.
6. If using the timer output function, configure the associated GPIO port pin for the timer output alternate function.
7. Write to the Timer Control Register to enable the timer.

In COUNTER Mode, the number of timer input transitions is calculated with the following equation:

$$\text{Counter Mode Timer Input Transitions} = \text{Current Count Value} - \text{Start Value}$$

COMPARATOR COUNTER Mode

In COMPARATOR COUNTER Mode, the timer counts the input transitions from the analog comparator output. The TPOL bit in the Timer Control Register determines whether the count occurs on the rising edge or the falling edge of the comparator output signal. In COMPARATOR COUNTER Mode, the prescaler is disabled.

5. Enable the timer interrupt, if appropriate and set the timer interrupt priority by writing to the relevant interrupt registers. By default, the timer interrupt is generated for both input capture and Reload events. If appropriate, configure the timer interrupt to be generated only at the input capture event or the reload event by setting the TICONFIG field of the TxCTL1 Register.
6. Configure the associated GPIO port pin for the timer input alternate function.
7. Write to the Timer Control Register to enable the timer and initiate counting.

In CAPTURE Mode, the elapsed time between the timer start and the capture event can be calculated using the following equation:

$$\text{Capture Elapsed Time (s)} = \frac{(\text{Capture Value} - \text{Start Value}) \times \text{Prescale}}{\text{System Clock Frequency (Hz)}}$$

CAPTURE RESTART Mode

In CAPTURE RESTART Mode, the current timer count value is recorded when the acceptable external timer input transition occurs. The capture count value is written to the timer PWM High and Low Byte registers. The timer input is the system clock. The TPOL bit in the Timer Control Register determines whether the capture occurs on a rising edge or a falling edge of the timer input signal. When the capture event occurs, an interrupt is generated and the count value in the Timer High and Low Byte registers is reset to 0001H and counting resumes. The INPCAP bit in the TxCTL1 Register is set to indicate that the timer interrupt has been caused by an input capture event.

If no capture event occurs, the timer counts up to 16-bit compare value stored in the Timer Reload High and Low Byte registers. Upon reaching the reload value, the timer generates an interrupt, the count value in the Timer High and Low Byte registers is reset to 0001H and counting resumes. The INPCAP bit in the TxCTL1 Register is cleared to indicate that the timer interrupt has not been caused by an input capture event.

Observe the following steps for configuring a timer for CAPTURE RESTART Mode and for initiating the count:

1. Write to the Timer Control Register to:
 - Disable the timer
 - Configure the timer for CAPTURE RESTART Mode; setting the mode also involves writing to TMODEHI bit in the TxCTL1 Register
 - Set the prescale value
 - Set the capture edge (rising or falling) for the timer input
2. Write to the Timer High and Low Byte registers to set the starting count value (typically 0001H).

| Bit | Description (Continued) |
|-------------------------|--|
| [6] TPOL (cont'd) | <p>PWM DUAL OUTPUT Mode</p> <p>0 = Timer output is forced Low (0) and timer output complement is forced High (1), when the timer is disabled. When enabled and the PWM count matches, the timer output is forced High (1) and forced Low (0) when enabled and reloaded. When enabled and the PWM count matches, the timer output complement is forced Low (0) and forced High (1) when enabled and reloaded.</p> <p>1 = Timer output is forced High (1) and timer output complement is forced Low (0) when the timer is disabled. When enabled and the PWM count matches, the timer output is forced Low (0) and forced High (1) when enabled and reloaded. When enabled and the PWM count matches, the timer output complement is forced High (1) and forced Low (0) when enabled and reloaded. The PWMD field in the TxCTL0 register determines an optional added delay on the assertion (Low to High) transition of both timer output and timer output complement for deadband generation.</p> <p>CAPTURE RESTART Mode</p> <p>0 = Count is captured on the rising edge of the timer input signal.</p> <p>1 = Count is captured on the falling edge of the timer input signal.</p> <p>COMPARATOR COUNTER Mode</p> <p>When the timer is disabled, the timer output signal is set to the value of this bit. When the timer is enabled, the timer output signal is complemented on timer reload.</p> <p>Caution: When the timer output alternate function TxOUT on a GPIO port pin is enabled, TxOUT will change to whatever state the TPOL bit is in. The timer does not need to be enabled for that to happen. Additionally, the port data direction sub register is not needed to be set to output on TxOUT. Changing the TPOL bit when the timer is enabled and running does not immediately change the polarity TxOUT.</p> |
| [5:3] PRES | <p>Prescale Value</p> <p>The timer input clock is divided by 2^{PRES}, where PRES can be set from 0 to 7. The prescaler is reset each time the timer is disabled. This reset ensures proper clock division each time the timer is restarted.</p> <p>000 = Divide by 1.</p> <p>001 = Divide by 2.</p> <p>010 = Divide by 4.</p> <p>011 = Divide by 8.</p> <p>100 = Divide by 16.</p> <p>101 = Divide by 32.</p> <p>110 = Divide by 64.</p> <p>111 = Divide by 128.</p> |

Sample Time Register

The Sample Time Register, shown in Table 67, is used to program the length of active time for a sample after a conversion has begun by setting the START bit in the ADC Control Register. The number of system clock cycles required for the sample time varies from system to system, depending on the clock period used. The system designer should program this register to contain the number of system clocks required to meet a 1 μ s minimum sample time.

Table 67. Sample Time (ADCST)

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---------|----------|---|-----|---|---|---|---|---|
| Field | Reserved | | ST | | | | | |
| RESET | 0 | | 1 | 1 | 1 | 1 | 1 | 1 |
| R/W | R/W | | R/W | | | | | |
| Address | F75H | | | | | | | |

| Bit | Description |
|-------------|--|
| [7:6] | Reserved These bits are reserved and must be programmed to 00. |
| [5:0] ST | 0h–Fh = Sample-hold time in number of system clock periods to meet 1 μs minimum. |

Option Bit Types

This section describes the two types of Flash option bits offered in the F0830 Series.

User Option Bits

The user option bits are contained in the first two bytes of program memory. User access to these bits is provided because these locations contain application specific device configurations. The information contained here is lost when page 0 of program memory is erased.

Trim Option Bits

The trim option bits are contained in the information page of the Flash memory. These bits are factory programmed values required to optimize the operation of onboard analog circuitry and cannot be permanently altered by the user. Program memory can be erased without endangering these values. It is possible to alter working values of these bits by accessing the trim bit address and data registers, but these working values are lost after a power loss.

There are 32 bytes of trim data. To modify one of these values, the user code must first write a value between 00H and 1FH into the Trim Bit Address Register. The next write to the Trim Bit Data Register changes the working value of the target trim data byte.

Reading the trim data requires the user code to write a value between 00H and 1FH into the Trim Bit Address Register. The next read from the Trim Bit Data Register returns the working value of the target trim data byte.

► **Note:** The trim address range is from information address 20–3F only. The remaining information page is not accessible via the Trim Bit Address and Data registers.

During reset, the first 43 system clock cycles perform 43 Flash accesses. The six bits of the counter provide the lower six bits of the Flash memory address. All other address bits are set to 0. The option bit registers use the 6-bit address from the counter as an address and latch the data from the Flash on the positive edge of the IPO clock, allowing for a maximum of 344-bits (43 bytes) of option information to be read from Flash.

Because option information is stored in both the first two bytes of program memory and in the information area of Flash memory, the data must be placed in specific locations to be read correctly. In this case, the first two bytes at addresses 0 and 1 in program memory are read out and the remainder of the bytes are read out of the Flash information area.

On-Chip Debugger

The Z8 Encore! devices contain an integrated On-Chip Debugger (OCD) that provides the following advanced debugging features:

- Reading and writing of the register file
- Reading and writing of program and data memory
- Setting of breakpoints and watchpoints
- Executing eZ8 CPU instructions

Architecture

The On-Chip Debugger consists of four primary functional blocks: transmitter, receiver, autobaud detector/generator and debug controller. Figure 20 displays the architecture of the On-Chip Debugger.




Figure 20. On-Chip Debugger Block Diagram

Table 113. eZ8 CPU Instruction Summary (Continued)

| Assembly Mnemonic | Symbolic Operation | Address Mode | | Op Code(s) (Hex) | Flags | | | | | | Fetch Cycles | Instr. Cycles |
|-------------------|--|--------------|-------|------------------|-------|---|---|---|---|---|--------------|---------------|
| | | dst | src | | C | Z | S | V | D | H | | |
| LDX dst, src | $\text{dst} \leftarrow \text{src}$ | r | ER | 84 | – | – | – | – | – | – | 3 | 2 |
| | | lr | ER | 85 | | | | | | | 3 | 3 |
| | | R | IRR | 86 | | | | | | | 3 | 4 |
| | | IR | IRR | 87 | | | | | | | 3 | 5 |
| | | r | X(rr) | 88 | | | | | | | 3 | 4 |
| | | X(rr) | r | 89 | | | | | | | 3 | 4 |
| | | ER | r | 94 | | | | | | | 3 | 2 |
| | | ER | lr | 95 | | | | | | | 3 | 3 |
| | | IRR | R | 96 | | | | | | | 3 | 4 |
| | | IRR | IR | 97 | | | | | | | 3 | 5 |
| | | ER | ER | E8 | | | | | | | 4 | 2 |
| | | ER | IM | E9 | | | | | | | 4 | 2 |
| LEA dst, X(src) | $\text{dst} \leftarrow \text{src} + \text{X}$ | r | X(r) | 98 | – | – | – | – | – | – | 3 | 3 |
| | | rr | X(rr) | 99 | | | | | | | 3 | 5 |
| MULT dst | $\text{dst}[15:0] \leftarrow \text{dst}[15:8] * \text{dst}[7:0]$ | RR | | F4 | – | – | – | – | – | – | 2 | 8 |
| NOP | No operation | | | 0F | – | – | – | – | – | – | 1 | 2 |
| OR dst, src | $\text{dst} \leftarrow \text{dst OR src}$ | r | r | 42 | – | * | * | 0 | – | – | 2 | 3 |
| | | r | lr | 43 | | | | | | | 2 | 4 |
| | | R | R | 44 | | | | | | | 3 | 3 |
| | | R | IR | 45 | | | | | | | 3 | 4 |
| | | R | IM | 46 | | | | | | | 3 | 3 |
| | | IR | IM | 47 | | | | | | | 3 | 4 |
| ORX dst, src | $\text{dst} \leftarrow \text{dst OR src}$ | ER | ER | 48 | – | * | * | 0 | – | – | 4 | 3 |
| | | ER | IM | 49 | | | | | | | 4 | 3 |
| POP dst | $\text{dst} \leftarrow @\text{SP}$ $\text{SP} \leftarrow \text{SP} + 1$ | R | | 50 | – | – | – | – | – | – | 2 | 2 |
| | | IR | | 51 | | | | | | | 2 | 3 |

Note: Flags Notation:

* = Value is a function of the result of the operation.

– = Unaffected.

X = Undefined.

0 = Reset to 0.

1 = Set to 1.

Table 116. DC Characteristics (Continued)

| Symbol | Parameter | T _A = 0°C to +70°C | | | T _A = –40°C to +105°C | | | Units | Conditions |
|-------------------|-----------------------------|-------------------------------|-----|-----|----------------------------------|------------------|------|-------|-------------------------------------|
| | | Min | Typ | Max | Min | Typ | Max | | |
| I _{LED} | Controlled Current Drive | | | | 1.5 | 3 | 4.5 | mA | See GPIO section on LED description |
| | | | | | 2.8 | 7 | 10.5 | mA | |
| | | | | | 7.8 | 13 | 19.5 | mA | |
| | | | | | 12 | 20 | 30 | mA | |
| C _{PAD} | GPIO Port Pad Capacitance | | | | – | 8.0 ² | – | pF | TBD |
| C _{XIN} | XIN Pad Capacitance | | | | – | 8.0 ² | – | pF | TBD |
| C _{XOUT} | XOUT Pad Capacitance | | | | – | 9.5 ² | – | pF | TBD |
| I _{PU} | Weak Pull-up Current | | | | 50 | 120 | 220 | μA | V _{DD} = 2.7 - 3.6V |
| ICCH ³ | Supply Current in HALT Mode | | | | | TBD | | mA | TBD |
| ICCS | Supply Current in STOP Mode | | | 2 | | | 8 | μA | Without Watchdog Timer running |

Notes:

1. This condition excludes all pins that have on-chip pull-ups, when driven Low.
2. These values are provided for design guidance only and are not tested in production.
3. See Figure 31 for HALT Mode current.

Table 127. Power Consumption Reference Table

| Category | Block | Power Consumption | |
|--|-------------------------|-------------------|---------|
| | | Typical | Maximum |
| Logic | CPU/Peripherals @ 20MHz | 5mA | |
| Flash | Flash @ 20MHz | | 12mA |
| Analog | ADC @ 20MHz | 4mA | 4.5mA |
| | IPO | 350µA | 400µA |
| | Comparator @ 10MHz | 330µA | 450µA |
| | POR & VBO | 120µA | 150µA |
| | WDT Oscillator | 2µA | 3µA |
| | OSC @ 20MHz | 600µA | 900µA |
| | Clock Filter | 120µA | 150µA |
| Note: The values in this table are subject to change after characterization. | | | |

Figure 36. Flash Current Diagram

Customer Support

To share comments, get your technical questions answered or report issues you may be experiencing with our products, please visit Zilog's Technical Support page at <http://support.zilog.com>.

To learn more about this product, find additional documentation or to discover other facets about Zilog product offerings, please visit the Zilog Knowledge Base at <http://zilog.com/kb> or consider participating in the Zilog Forum at <http://zilog.com/forum>.

This publication is subject to replacement by a later edition. To determine whether a later edition exists, please visit the Zilog website at <http://www.zilog.com>.