

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details		
Product Status	Active	
Core Processor	eZ8	
Core Size	8-Bit	
Speed	20MHz	
Connectivity		
Peripherals	Brown-out Detect/Reset, LED, POR, PWM, WDT	
Number of I/O	25	
Program Memory Size	1KB (1K x 8)	
Program Memory Type	FLASH	
EEPROM Size	-	
RAM Size	256 x 8	
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V	
Data Converters	-	
Oscillator Type	Internal	
Operating Temperature	-40°C ~ 105°C (TA)	
Mounting Type	Through Hole	
Package / Case	28-DIP (0.600", 15.24mm)	
Supplier Device Package	-	
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z8f0131pj020eg	

Master Interrupt Enable	55
Interrupt Vectors and Priority	56
Interrupt Assertion	56
Software Interrupt Assertion	57
Interrupt Control Register Definitions	57
Interrupt Request 0 Register	58
Interrupt Request 1 Register	59
Interrupt Request 2 Register	60
IRQ0 Enable High and Low Bit Registers	60
IRQ1 Enable High and Low Bit Registers	62
IRQ2 Enable High and Low Bit Registers	63
Interrupt Edge Select Register	
Shared Interrupt Select Register	
Interrupt Control Register	67
Timers	68
Architecture	68
Operation	69
Timer Operating Modes	69
Reading the Timer Count Values	82
Timer Pin Signal Operation	82
Timer Control Register Definitions	83
Timer 0–1 High and Low Byte Registers	83
Timer Reload High and Low Byte Registers	85
Timer 0–1 PWM High and Low Byte Registers	
Timer 0–1 Control Registers	87
Watchdog Timer	92
Operation	
Watchdog Timer Refresh	93
Watchdog Timer Time-Out Response	93
Watchdog Timer Reload Unlock Sequence	94
Watchdog Timer Control Register Definitions	95
Watchdog Timer Control Register	95
Watchdog Timer Reload Upper, High and Low Byte Registers	96
Analog-to-Digital Converter	98
Architecture	
Operation	
ADC Timing	
ADC Interrupt	
Reference Buffer	
Internal Voltage Reference Generator	101

PS025113-1212 Table of Contents

Overview

Zilog's Z8 Encore! MCU family of products are the first in a line of Zilog microcontroller products based on the 8-bit eZ8 CPU. The Z8 Encore! F0830 Series products expand on Zilog's extensive line of 8-bit microcontrollers. The Flash in-circuit programming capability allows for faster development time and program changes in the field. The new eZ8 CPU is upward-compatible with existing Z8 CPU instructions. The rich peripheral set of Z8 Encore! F0830 Series makes it suitable for a variety of applications including motor control, security systems, home appliances, personal electronic devices and sensors.

Features

The key features of Z8 Encore! F0830 Series MCU include:

- 20MHz eZ8 CPU
- Up to 12KB Flash memory with in-circuit programming capability
- Up to 256B register RAM
- 64B Nonvolatile Data Storage (NVDS)
- Up to 25 I/O pins depending upon package
- Internal Precision Oscillator (IPO)
- External crystal oscillator
- Two enhanced 16-bit timers with capture, compare and PWM capability
- Watchdog Timer (WDT) with dedicated internal RC oscillator
- Single-pin, On-Chip Debugger (OCD)
- Optional 8-channel, 10-bit Analog-to-Digital Converter (ADC)
- On-chip analog comparator
- Up to 17 interrupt sources
- Voltage Brown-Out (VBO) protection
- Power-On Reset (POR)
- 2.7V to 3.6V operating voltage
- Up to thirteen 5 V-tolerant input pins
- 20- and 28-pin packages
- 0° C to $+70^{\circ}$ C standard temperature range and -40° C to $+105^{\circ}$ C extended temperature operating ranges

PS025113-1212 Overview

Pin Description

The Z8 Encore! F0830 Series products are available in a variety of package styles and pin configurations. This chapter describes the signals and the pin configurations for each of the package styles. For information about the physical package specifications, see the <u>Packaging</u> chapter on page 199.

Available Packages

Table 3 lists the package styles that are available for each device in the Z8 Encore! F0830 Series product line.

Part 20-pin 20-pin 28-pin 28-pin 28-pin niq-02 20-pin 28-pin Number **PDIP** ADC **QFN** SOIC **SSOP PDIP** QFN SOIC **SSOP** Z8F1232 Yes Χ Χ Χ Χ Χ Χ Χ Χ Z8F1233 Χ Χ Χ Χ Χ Χ Χ Χ No Z8F0830 Χ Χ Χ Χ Χ Χ Χ Χ Yes Z8F0831 Χ Χ Χ Χ Χ Χ Χ Χ No Χ Χ Χ Χ Χ Z8F0430 Χ Χ Χ Yes Χ Χ Χ Χ Χ Χ Χ Z8F0431 No Χ Z8F0230 Χ Χ Χ Χ Yes Χ Χ Χ Χ Χ Χ Z8F0231 Χ Χ Χ Χ Χ Χ No Z8F0130 Yes Χ Χ Χ Χ Χ Χ Χ Χ Z8F0131 Χ Χ Χ Χ Χ No Χ Χ Χ

Table 3. Z8 Encore! F0830 Series Package Options

Pin Configurations

Figures 2 and 3 display the pin configurations of all of the packages available in the Z8 Encore! F0830 Series. See <u>Table 4</u> on page 11 for a description of the signals. Analog input alternate functions (ANAx) are not available on the following devices:

- Z8F0831
- Z8F0431
- Z8F0131
- Z8F0231
- Z8F1233

PS025113-1212 Pin Description

Signal Descriptions

Table 4. Signal Descriptions (Continued)

Signal Mnemonic	I/O	Description
Oscillators		
X _{IN}	Ī	External crystal input. This is the input pin to the crystal oscillator. A crystal can be connected between it and the XOUT pin to form the oscillator. In addition, this pin is used with external RC networks or external clock drivers to provide the system clock.
X _{OUT}	0	External crystal output. This pin is the output of the crystal oscillator. A crystal can be connected between it and the XIN pin to form the oscillator.
Clock Input		
CLK _{IN}	I	Clock input signal. This pin may be used to input a TTL-level signal to be used as the system clock.
LED Drivers		
LED	0	Direct LED drive capability. All Port C pins have the capability to drive an LED without any other external components. These pins have programmable drive strengths set by the GPIO block.
On-Chip Debug	ger	
DBG	I/O	Debug. This signal is the control and data input and output to and from the On-Chip Debugger.
		Caution: The DBG pin is open-drain and requires an external pull-up resistor to ensure proper operation.
Reset		
RESET	I/O	RESET. Generates a reset when asserted (driven Low). Also serves as a reset indicator; the Z8 Encore! forces this pin low when in reset. This pin is open-drain and features an enabled internal pull-up resistor.
Power Supply		
V _{DD}	1	Digital power supply.
AV _{DD}	1	Analog power supply.
V _{SS}	I	Digital ground.
AV _{SS}	l	Analog ground.
		gnals are available only in the 28-pin packages with ADC. They are replaced by PB6 kages without ADC.

PS025113-1212

Register Map

Table 8 provides an address map of the Z8 Encore! F0830 Series register file. Not all devices and package styles in the Z8 Encore! F0830 Series support the ADC or all of the GPIO ports. Consider registers for unimplemented peripherals as reserved.

Table 8. Register File Address Map

Address (Hex)	Register Description	Mnemonic	Reset (Hex)	Page No.
General Purpos	e RAM			
000-0FF	General purpose register file RAM	_	XX	
100-EFF	Reserved	_	XX	
Timer 0				
F00	Timer 0 high byte	T0H	00	83
F01	Timer 0 low byte	T0L	01	83
F02	Timer 0 reload high byte	T0RH	FF	85
F03	Timer 0 reload low byte	T0RL	FF	85
F04	Timer 0 PWM high byte	T0PWMH	00	86
F05	Timer 0 PWM low byte	T0PWML	00	86
F06	Timer 0 control 0	T0CTL0	00	87
F07	Timer 0 control 1	T0CTL1	00	88
Timer 1				
F08	Timer 1 high byte	T1H	00	83
F09	Timer 1 low byte	T1L	01	83
F0A	Timer 1 reload high byte	T1RH	FF	85
F0B	Timer 1 reload low byte	T1RL	FF	85
F0C	Timer 1 PWM high byte	T1PWMH	00	86
F0D	Timer 1 PWM low byte	T1PWML	00	86
F0E	Timer 1 control 0	T1CTL0	00	87
F0F	Timer 1 control 1	T1CTL1	00	83
F10-F6F	Reserved	_	XX	
Analog-to-Digita	al Converter (ADC)			
F70	ADC control 0	ADCCTL0	00	102
F71	Reserved	_	XX	
F72	ADC data high byte	ADCD_H	XX	103

Note: XX = Undefined.

PS025113-1212 Register Map

Table 8. Register File Address Map (Continued)

Address (Hex)	Register Description	Mnemonic	Reset (Hex)	Page No.			
Trim Bit Control							
FF6	Trim bit address	TRMADR	00	126			
FF7	Trim data	TRMDR	XX	127			
Flash Memory C	ontroller						
FF8	Flash control	FCTL	00	119			
FF8	Flash status	FSTAT	00	120			
FF9	Flash page select	FPS	00	121			
	Flash sector protect	FPROT	00	122			
FFA	Flash programming frequency high byte	FFREQH	00	123			
FFB	Flash programming frequency low byte	FFREQL	00	123			
eZ8 CPU							
FFC	Flags	_	XX	Refer to the			
FFD	Register pointer	RP	XX	<u>eZ8 CPU</u> Core User			
FFE	Stack pointer high byte	SPH	XX	Manual			
FFF	Stack pointer low byte	SPL	XX	(<u>UM0128</u>)			
Note: XX = Undefin	Note: XX = Undefined.						

PS025113-1212 Register Map

GPIO Interrupts

Many of the GPIO port pins can be used as interrupt sources. Some port pins can be configured to generate an interrupt request on either the rising edge or falling edge of the input pin signal. Other port pin interrupt sources, generate an interrupt when any edge occurs (both rising and falling). See the Interrupt Controller chapter on page 53 for more information about interrupts using the GPIO pins.

GPIO Control Register Definitions

Four registers for each port provide access to GPIO control, input data and output data; Table 17 lists these port registers. Use the Port A–D Address and Control registers together to provide access to subregisters for port configuration and control.

Table 17. GPIO Port Registers and Subregisters

Port Register Mnemonic	Port Register Name
P <i>x</i> ADDR	Port A–D Address Register (selects subregisters)
P <i>x</i> CTL	Port A–D Control Register (provides access to subregisters)
PxIN	Port A–D Input Data Register
P <i>x</i> OUT	Port A–D Output Data Register
Port Subregister Mnemonic	Port Register Name
P <i>x</i> DD	Data Direction
P <i>x</i> AF	Alternate Function
P <i>x</i> OC	Output Control (open-drain)
P <i>x</i> HDE	High Drive Enable
P <i>x</i> SMRE	Stop Mode Recovery Source Enable
P <i>x</i> PUE	Pull-Up Enable
PxAFS1	Alternate Function Set 1
PxAFS2	Alternate Function Set 2

PS025113-1212 GPIO Interrupts

Port A-D Alternate Function Set 1 Subregisters

The Port A–D Alternate Function Set 1 Subregister, shown in Table 27, is accessed through the Port A–D Control Register by writing 07H to the Port A–D Address Register. The Alternate Function Set 1 subregisters select the alternate function available at a port pin. Alternate functions selected by setting or clearing bits in this register are defined in the GPIO Alternate Functions section on page 34.

Note:

Alternate function selection on the port pins must also be enabled, as described in the <u>Port A–D Alternate Function Subregisters</u> section on page 42.

Table 27. Port A-D Alternate Function Set 1 Subregisters (PxAFS1)

Bit	7	6	5	4	3	2	1	0
Field	PAFS17	PAFS16	PAFS15	PAFS14	PAFS13	PAFS12	PAFS11	PAFS10
RESET	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Address	If 07H ir	If 07H in Port A–D Address Register, accessible through the Port A–D Control Register						

Bit	Description
[7:0]	Port Alternate Function Set 1
PAFS1x	0 = Port Alternate function selected as defined in Table 16 in GPIO Alternate Functions section.
	1 = Port Alternate function selected as defined in Table 16 in GPIO Alternate Functions section.

Note: x indicates the specific GPIO port pin number (7–0).

LED Drive Enable Register

The LED Drive Enable Register, shown in Table 31, activates the controlled current drive. The Alternate Function Register has no control over the LED function; therefore, setting the Alternate Function Register to select the LED function is not required. LEDEN bits [7:0] correspond to Port C bits [7:0], respectively.

Table 31. LED Drive Enable (LEDEN)

Bit	7	6	5	4	3	2	1	0
Field		LEDEN[7:0]						
RESET	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Address		F82H						

Bit	Description
[7:0]	LED Drive Enable
LEDEN	These bits determine which Port C pins are connected to an internal current sink. 0 = Tristate the Port C pin. 1= Connect controlled current sink to the Port C pin.

LED Drive Level High Register

The LED Drive Level High Register, shown in Table 32, contains two control bits for each Port C pin. These two bits select one of four programmable current drive levels for each Port C pin. Each pin is individually programmable.

Table 32. LED Drive Level High Register (LEDLVLH)

Bit	7	6	5	4	3	2	1	0
Field		LEDLVLH[7:0]						
RESET	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Address				F8	3H			

Bit	Description
[7:0]	LED Level High Bits
LEDLVLH	I {LEDLVLH, LEDLVLL} select one of four programmable current drive levels for each Port C pin.
	00 = 3 mA.
	01= 7 mA.
	10= 13mA.
	11= 20 mA.

- 3. Write to the Timer Reload High and Low Byte registers to set the reload value.
- 4. Clear the timer PWM High and Low Byte registers to 0000H. This allows user software to determine if interrupts are generated by either a capture event or a reload. If the PWM High and Low Byte registers still contain 0000H after the interrupt, the interrupt were generated by a reload.
- 5. Enable the timer interrupt, if appropriate and set the timer interrupt priority by writing to the relevant interrupt registers. By default, the timer interrupt is generated for both input capture and Reload events. The user can configure the timer interrupt to be generated only at the input capture event or the reload event by setting the TICONFIG field of the TxCTL1 Register.
- 6. Configure the associated GPIO port pin for the timer input alternate function.
- 7. Write to the Timer Control Register to enable the timer and initiate counting.

In CAPTURE Mode, the elapsed time between the timer start and the capture event can be calculated using the following equation:

Capture Elapsed Time (s) =
$$\frac{\text{(Capture Value - Start Value)} \times \text{Prescale}}{\text{System Clock Frequency (Hz)}}$$

COMPARE Mode

In COMPARE Mode, the timer counts up to 16-bit maximum compare value stored in the Timer Reload High and Low Byte registers. The timer input is the system clock. Upon reaching the compare value, the timer generates an interrupt and counting continues (the timer value is not reset to 0001H). Additionally, if the timer output alternate function is enabled, the timer output pin changes state (from Low to High or from High to Low) upon compare.

If the timer reaches FFFFH, the timer resets to 0000H and continues counting.

Observe the following steps for configuring a timer for COMPARE Mode and for initiating the count:

- 1. Write to the Timer Control Register to:
 - Disable the timer
 - Configure the timer for COMPARE Mode
 - Set the prescale value
 - Set the initial logic level (High or Low) for the timer output alternate function
- 2. Write to the Timer High and Low Byte registers to set the starting count value.
- 3. Write to the Timer Reload High and Low Byte registers to set the compare value.

PS025113-1212 Operation

- 6. Write to the Timer Control Register to enable the timer.
- 7. Counting begins on the first appropriate transition of the timer input signal. No interrupt is generated by the first edge.

In CAPTURE/COMPARE Mode, the elapsed time from timer start to capture event can be calculated using the following equation:

Capture Elapsed Time (s) =
$$\frac{\text{(Capture Value - Start Value)} \times \text{Prescale}}{\text{System Clock Frequency (Hz)}}$$

Reading the Timer Count Values

The current count value in the timers can be read while counting (enabled). This capability has no effect on Timer operation. When the timer is enabled and the Timer High Byte Register is read, the contents of the timer low byte register are placed in a holding register. A subsequent read from the timer low byte register returns the value in the holding register. This operation allows accurate reads of the full 16-bit timer count value when enabled. When the timers are not enabled, a read from the timer low byte register returns the actual value in the counter.

Timer Pin Signal Operation

Timer output is a GPIO port pin alternate function. The timer output is toggled every time the counter is reloaded.

The timer input can be used as a selectable counting source. It shares the same pin as the complementary timer output. When selected by the GPIO alternate function registers, this pin functions as a timer input in all modes except for the DUAL PWM OUTPUT Mode. For this mode, no timer input is available.

PS025113-1212 Operation

Timer 0–1 PWM High and Low Byte Registers

The Timer 0–1 PWM High and Low Byte (TxPWMH and TxPWML) registers, shown in Tables 54 and 55, control PWM operations. These registers also store the capture values for the CAPTURE and CAPTURE/COMPARE modes.

Table 54. Timer 0–1 PWM High Byte Register (TxPWMH)

Bit	7	6	5	4	3	2	1	0			
Field				PW	MH						
RESET	0	0	0	0	0	0	0	0			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
Address		F04H, F0CH									

Table 55. Timer 0–1 PWM Low Byte Register (TxPWML)

Bit	7	6	5	4	3	2	1	0			
Field				PW	/ML						
RESET	0	0	0	0	0	0	0	0			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
Address		F05H, F0DH									

Bit	Description
[7:0]	Pulse Width Modulator High and Low Bytes
PWMH, PWML	These two bytes, {PWMH[7:0], PWML[7:0]}, form a 16-bit value that is compared to the current 16-bit timer count. When a match occurs, the PWM output changes state. The PWM output value is set by the TPOL bit in the Timer Control Register (TxCTL1). The TxPWMH and TxPWML registers also store the 16-bit captured timer value when operat-
	ing in capture or CAPTURE/COMPARE modes.

Bit	Description (Continued)
[4] XTLDIS	State of the Crystal Oscillator at Reset This bit enables only the crystal oscillator. Selecting the crystal oscillator as the system clock must be performed manually. 0 = The crystal oscillator is enabled during reset, resulting in longer reset timing. 1 = The crystal oscillator is disabled during reset, resulting in shorter reset timing.
[3:0]	Reserved These bits are reserved and must be programmed to 1111.

Trim Bit Address Space

All available trim bit addresses and their functions are listed in Tables 83 through 90.

eZ8 CPU Instruction Summary

Table 113 summarizes the eZ8 CPU instructions. The table identifies the addressing modes employed by the instruction, the effect upon the Flags register, the number of CPU clock cycles required for the instruction fetch and the number of CPU clock cycles required for the instruction execution.

Table 113. eZ8 CPU Instruction Summary

Assembly			ress ode	Op Code(s)			Fla	ags			_ Fetch Cycles	Instr. Cycles
Mnemonic	Symbolic Operation	dst	src	(Hex)	С	Z	S	٧	D	Н		
ADC dst, src	dst ← dst + src + C	r	r	12	*	*	*	*	0	*	2	3
		r	lr	13	_						2	4
		R	R	14	_						3	3
		R	IR	15	_						3	4
		R	IM	16	_						3	3
		IR	IM	17	_						3	4
ADCX dst, src	dst ← dst + src + C	ER	ER	18	*	*	*	*	0	*	4	3
		ER	IM	19	_						4	3
ADD dst, src	dst ← dst + src	r	r	02	*	*	*	*	0	*	2	3
		r	lr	03	_						2	4
		R	R	04	_						3	3
		R	IR	05	_						3	4
		R	IM	06	_						3	3
		IR	IM	07	_						3	4
ADDX dst, src	dst ← dst + src	ER	ER	08	*	*	*	*	0	*	4	3
		ER	IM	09	_						4	3

Note: Flags Notation:

^{* =} Value is a function of the result of the operation.

⁻ = Unaffected.

X = Undefined.

^{0 =} Reset to 0.

^{1 =} Set to 1.

Table 113. eZ8 CPU Instruction Summary (Continued)

Assembly			ress ode	Op Code(s)			Fla	ags			Fetch	Instr.
Mnemonic	Symbolic Operation	dst	src	(Hex)	С	Z	S	٧	D	Н	Cycles	
DJNZ dst, RA	$dst \leftarrow dst - 1$ if $dst \neq 0$ $PC \leftarrow PC + X$	r		0A-FA	_	-	-	-	-	-	2	3
El	IRQCTL[7] ← 1			9F	-	_	_	_	_	_	1	2
HALT	HALT Mode			7F	-	-	_	-	-	-	1	2
INC dst	dst ← dst + 1	R		20	-	*	*	-	-	-	2	2
		IR		21	_						2	3
		r		0E-FE							1	2
INCW dst	dst ← dst + 1	RR		A0	-	*	*	*	-	_	2	5
		IRR		A1							2	6
IRET	FLAGS ← @SP SP ← SP + 1 PC ← @SP SP ← SP + 2 IRQCTL[7] ← 1			BF	*	*	*	*	*	*	1	5
JP dst	PC ← dst	DA		8D	-	_	_	-	_	_	3	2
		IRR		C4	_						2	3
JP cc, dst	if cc is true PC ← dst	DA		0D-FD	-	-	-	-	-	-	3	2
JR dst	$PC \leftarrow PC + X$	DA		8B	_	-	_	-	_	_	2	2
JR cc, dst	if cc is true $PC \leftarrow PC + X$	DA		0B-FB	-	_	_	_	_	_	2	2

Note: Flags Notation:

^{* =} Value is a function of the result of the operation.

⁻ = Unaffected.

X = Undefined.

^{0 =} Reset to 0.

^{1 =} Set to 1.

Table 117. AC Characteristics (Continued)

			7 to 3.6V to +70°C	T _A = -	.7 to 3.6V -40°C to 05°C			
Symbol	Parameter	Min	Max	Min	Max	Units	Conditions	
T _{XINR}	System Clock Rise Time			-	3	ns	T _{CLK} = 50 ns	
T _{XINF}	System Clock Fall Time			-	3	ns	T _{CLK} = 50 ns	
T _{XTALSET}	Crystal Oscillator Setup Time			-	30,000	cycle	Crystal oscillator cycles	
T _{IPOSET}	Internal Precision Oscillator Startup Time			-	25	μs	Startup time after enable	
T _{WDTSET}	WDT Startup Time			_	50	μs	Startup time after reset	

On-Chip Peripheral AC and DC Electrical Characteristics

Table 118. Power-On Reset and Voltage Brown-Out Electrical Characteristics and Timing

		T _A = 0°C to +70°C			T _A	T _A = -40°C to +105°C				
Symbol	Parameter	Min	Тур	Max	Min	Typ ¹	Max	Units	Conditions	
V _{POR}	Power-On Reset Voltage Threshold				2.20	2.45	2.70	V	V _{DD} = V _{POR} (default VBO trim)	
V _{VBO}	Voltage Brown-Out Reset Voltage Threshold				2.15	2.40	2.65	V	V _{DD} = V _{VBO} (default VBO trim)	
	V _{POR} to V _{VBO} hysteresis					50	75	mV		
	Starting V _{DD} voltage to ensure valid Power-On Reset.				-	V _{SS}	_	V		
T _{ANA}	Power-On Reset Analog Delay				-	50	-	μs	V _{DD} > V _{POR} ; T _{POR} Digital Reset delay follows T _{ANA}	

Note: ¹Data in the typical column is from characterization at 3.3 V and 0°C. These values are provided for design guidance only and are not tested in production.

General Purpose I/O Port Output Timing

Figure 34 and Table 125 provide timing information for the GPIO port pins.




Figure 34. GPIO Port Output Timing

Table 125. GPIO Port Output Timing

		Delay (ns)		
Parameter	Abbreviation	Minimum	Maximum	
GPIO Port I	Pins			
T ₁	XIN Rise to Port Output Valid Delay	_	15	
T ₂	XIN Rise to Port Output Hold Time	2	_	

Packaging

Zilog's F0830 Series of MCUs includes the Z8F0130, Z8F0131, Z8F0230, Z8F0231, Z8F1232 and Z8F1233 devices, which are available in the following packages:

- 20-Pin Quad Flat No-Lead Package (QFN)
- 20-pin Small Outline Integrated Circuit Package (SOIC)
- 20-pin Plastic Dual-Inline Package (PDIP)
- 20-pin Small Shrink Outline Package (SSOP)
- 28-Pin Quad Flat No-Lead Package (QFN)
- 28-pin Small Outline Integrated Circuit Package (SOIC)
- 28-pin Plastic Dual-Inline Package (PDIP)
- 28-pin Small Shrink Outline Package (SSOP)

Current diagrams for each of these packages are published in Zilog's <u>Packaging Product Specification (PS0072)</u>, which is available free for download from the Zilog website.

PS025113-1212 Packaging

Appendix A. Register Tables

For the reader's convenience, this appendix lists all F0830 Series registers numerically by hexadecimal address.

General Purpose RAM

In the F0830 Series, the 000-EFF hexadecimal address range is partitioned for general-purpose random access memory, as follows.

Hex Addresses: 000-0FF

This address range is reserved for general-purpose register file RAM. For more details, see the <u>Register File</u> section on page 14.

Hex Addresses: 100-EFF

This address range is reserved.

Timer 0

For more information about these Timer Control registers, see the <u>Timer Control Register</u> <u>Definitions</u> section on page 83.

Hex Address: F00

Table 130. Timer 0 High Byte Register (T0H)

Bit	7	6	5	4	3	2	1	0
Field				Т	Н			
RESET	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Address				F0	0H			

Hex Address: FD3

Table 172. Port A Output Data Register (PAOUT)

Bit	7	6	5	4	3	2	1	0
Field	POUT7	POUT6	POUT5	POUT4	POUT3	POUT2	POUT1	POUT0
RESET	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Address				FD	3H			

Hex Address: FD4

Table 173. Port B GPIO Address Register (PBADDR)

Bit	7	6	5	4	3	2	1	0			
Field				PADD	R[7:0]						
RESET		00H									
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
Address				FD	4H						

Hex Address: FD5

Table 174. Port B Control Registers (PBCTL)

Bit	7	6	5	4	3	2	1	0		
Field	PCTL									
RESET	00H									
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Address	FD5H									

Hex Address: FD6

Table 175. Port B Input Data Registers (PBIN)

Bit	7	6	5	4	3	2	1	0
Field	PIN7	PIN6	PIN5	PIN4	PIN3	PIN2	PIN1	PIN0
RESET	Х	Х	Х	Х	Х	Х	Х	Х
R/W	R	R	R	R	R	R	R	R
Address	FD6H							

PS025113-1212 GPIO Port A