



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	eZ8
Core Size	8-Bit
Speed	20MHz
Connectivity	-
Peripherals	Brown-out Detect/Reset, LED, POR, PWM, WDT
Number of I/O	17
Program Memory Size	1KB (1K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SOIC (0.295", 7.50mm Width)
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z8f0131sh020eg

# **Table of Contents**

List of Tables       xi         Overview       xi         Features       Part Selection Guide         Block Diagram       20         CPU and Peripheral Overview       30         General Purpose Input/Output       40         Flash Controller       41         Nonvolatile Data Storage       11         Internal Precision Oscillator       10         External Crystal Oscillator       10         External Crystal Oscillator       10         Internal Precision Oscillator       10         Internal Precision Oscillator       10         External Crystal Oscillator       10         External Crystal Oscillator       10         External Crystal Oscillator       10         External Crystal Oscillator       10         Bit Analog-to-Digital Converter       4         Analog Comparator       4         Timers       1         Interrupt Controller       1         Reset Controller       1         On-Chip Debugger       4         Acronyms and Expansions       1         Pin Description       4         Available Packages       1         Pin Configurations       1         Signal De	Revision Historyii
Overview Features Part Selection Guide Block Diagram CPU and Peripheral Overview General Purpose Input/Output Flash Controller Nonvolatile Data Storage Internal Precision Oscillator External Crystal Oscillator 10-Bit Analog-to-Digital Converter Analog Comparator Timers Interrupt Controller Reset Controller On-Chip Debugger Acronyms and Expansions Pin Description Available Packages Pin Configurations Signal Descriptions 1 Pin Characteristics 1 Address Space Register File Program Memory 1 Data Memory Flash Information Area Register Map Reset Types Reset Types 2 Reset Types 2 Reset Types 2 Reset Types 2 Reset Sources 2	List of Figures
Features Part Selection Guide Block Diagram CPU and Peripheral Overview General Purpose Input/Output Flash Controller Nonvolatile Data Storage Internal Precision Oscillator External Crystal Oscillator 10-Bit Analog-to-Digital Converter Analog Comparator Timers Interrupt Controller Reset Controller On-Chip Debugger Acronyms and Expansions Pin Description Available Packages Pin Configurations Signal Descriptions 1 Pin Characteristics 1 Address Space Register File Program Memory 1 Data Memory Flash Information Area Reset and Stop Mode Recovery Reset Types Reset Types Reset Types Reset Sources 2 Reset Types Reset Sources 2 Reset Sourc	List of Tables
Part Selection Guide         Block Diagram           CPU and Peripheral Overview         General Purpose Input/Output           Flash Controller         4           Nonvolatile Data Storage         Internal Precision Oscillator           External Crystal Oscillator         5           10-Bit Analog-to-Digital Converter         4           Analog Comparator         7           Timers         1           Interrupt Controller         6           Reset Controller         6           On-Chip Debugger         6           Acronyms and Expansions         6           Pin Description         7           Available Packages         7           Pin Configurations         7           Signal Descriptions         1           Pin Characteristics         1           Address Space         1           Register File         14           Program Memory         15           Data Memory         16           Flash Information Area         16           Reset and Stop Mode Recovery         2           Reset Types         2           Reset Sources         2	Overview
Block Diagram CPU and Peripheral Overview General Purpose Input/Output Flash Controller Nonvolatile Data Storage Internal Precision Oscillator External Crystal Oscillator 10-Bit Analog-to-Digital Converter Analog Comparator Timers Interrupt Controller Reset Controller On-Chip Debugger Acronyms and Expansions Pin Description Available Packages Pin Configurations Signal Descriptions 1 Pin Characteristics 1 Register File Program Memory 1 Data Memory 1 Flash Information Area 1 Register Map Reset Types 2 Reset Types 2 Reset Types 2 Reset Types 2 Reset Sources 2 2	Features
CPU and Peripheral Overview General Purpose Input/Output Flash Controller Nonvolatile Data Storage Internal Precision Oscillator External Crystal Oscillator 10-Bit Analog-to-Digital Converter Analog Comparator Timers Interrupt Controller Reset Controller On-Chip Debugger Acronyms and Expansions  Pin Description Available Packages Pin Configurations Signal Descriptions Signal Descriptions 1 Pin Characteristics 1 Address Space 1 Register File Program Memory Data Memory Flash Information Area  Register Map 1 Reset and Stop Mode Recovery Reset Types Reset Types Reset Sources 2 Reset Sources 2 Reset Sources	Part Selection Guide
General Purpose Input/Output       4         Flash Controller       4         Nonvolatile Data Storage       5         Internal Precision Oscillator       5         External Crystal Oscillator       6         10-Bit Analog-to-Digital Converter       6         Analog Comparator       7         Timers       7         Interrupt Controller       6         On-Chip Debugger       6         Acronyms and Expansions       6         Pin Description       7         Available Packages       7         Pin Configurations       7         Signal Descriptions       1         Pin Characteristics       1         Address Space       1         Register File       1         Program Memory       1         Data Memory       1         Flash Information Area       1         Reset and Stop Mode Recovery       2         Reset Types       2         Reset Sources       2	Block Diagram
Flash Controller       4         Nonvolatile Data Storage       1         Internal Precision Oscillator       2         External Crystal Oscillator       10-Bit Analog-to-Digital Converter         Analog Comparator       2         Timers       3         Interrupt Controller       4         Reset Controller       6         On-Chip Debugger       6         Acronyms and Expansions       6         Pin Description       7         Available Packages       7         Pin Configurations       1         Signal Descriptions       1         Pin Characteristics       1         Address Space       14         Register File       14         Program Memory       15         Data Memory       10         Flash Information Area       16         Register Map       17         Reset and Stop Mode Recovery       2         Reset Types       2         Reset Sources       2	CPU and Peripheral Overview
Nonvolatile Data Storage       Internal Precision Oscillator         External Crystal Oscillator       20-Bit Analog-to-Digital Converter         Analog Comparator       3-Bit Analog-to-Digital Converter         Analog Comparator       3-Bit Analog-to-Digital Converter         Analog Comparator       3-Bit Analog-to-Digital Converter         Timers       3-Bit Analog-to-Digital Converter         Interrupt Controller       3-Bit Analog-to-Digital Converter         On-Chip Debugger       3-Bit Acronyms and Expansions         Pin Description       4-Available Packages         Pin Configurations       3-Bit Available Packages         Pin Configurations       1-Bit Available Packages         Pin	General Purpose Input/Output
Internal Precision Oscillator         External Crystal Oscillator           10-Bit Analog-to-Digital Converter         Analog Comparator           Timers         Interrupt Controller           Reset Controller         On-Chip Debugger           Acronyms and Expansions         On-Chip Debugger           Acronyms and Expansions         On-Chip Debugger           Available Packages         Pin Configurations           Signal Descriptions         1           Pin Characteristics         1           Address Space         1           Register File         14           Program Memory         15           Data Memory         16           Flash Information Area         16           Register Map         17           Reset and Stop Mode Recovery         2           Reset Types         2           Reset Sources         25	Flash Controller
External Crystal Oscillator  10-Bit Analog-to-Digital Converter Analog Comparator Timers Interrupt Controller Reset Controller On-Chip Debugger Acronyms and Expansions Pin Description Available Packages Pin Configurations Signal Descriptions 11 Pin Characteristics 12 Address Space Register File Program Memory Data Memory Flash Information Area  Register Map Reset and Stop Mode Recovery Reset Types Reset Types Reset Sources 22 Reset Sources 22	Nonvolatile Data Storage
External Crystal Oscillator  10-Bit Analog-to-Digital Converter Analog Comparator Timers Interrupt Controller Reset Controller On-Chip Debugger Acronyms and Expansions Pin Description Available Packages Pin Configurations Signal Descriptions 11 Pin Characteristics 12 Address Space Register File Program Memory Data Memory Flash Information Area  Register Map Reset and Stop Mode Recovery Reset Types Reset Types Reset Sources 22 Reset Sources 22	Internal Precision Oscillator
10-Bit Analog-to-Digital Converter       Analog Comparator         Timers       State of Controller         Reset Controller       On-Chip Debugger         Acronyms and Expansions       On-Chip Debugger         Pin Description       Available Packages         Pin Configurations       1         Signal Descriptions       1         Pin Characteristics       1         Address Space       1         Register File       1         Program Memory       1         Data Memory       1         Flash Information Area       1         Register Map       1         Reset and Stop Mode Recovery       2         Reset Types       2         Reset Sources       2	
Analog Comparator       1         Timers       2         Interrupt Controller       3         Reset Controller       4         On-Chip Debugger       5         Acronyms and Expansions       6         Pin Description       7         Available Packages       7         Pin Configurations       1         Signal Descriptions       1         Pin Characteristics       1         Address Space       1         Register File       1         Program Memory       1         Data Memory       1         Flash Information Area       1         Register Map       1         Reset and Stop Mode Recovery       2         Reset Types       2         Reset Sources       2	
Timers       Interrupt Controller         Reset Controller       6         On-Chip Debugger       6         Acronyms and Expansions       6         Pin Description       7         Available Packages       7         Pin Configurations       1         Signal Descriptions       1         Pin Characteristics       1         Address Space       1         Register File       14         Program Memory       12         Data Memory       16         Flash Information Area       16         Register Map       1         Reset and Stop Mode Recovery       2         Reset Types       2         Reset Sources       2	
Interrupt Controller       Reset Controller         On-Chip Debugger       On-Chip Debugger         Acronyms and Expansions       On-Chip Debugger         Acronyms and Expansions       On-Chip Debugger         Pin Description       Available Packages         Pin Configurations       1         Signal Descriptions       1         Pin Characteristics       1         Address Space       1         Register File       1         Program Memory       1         Data Memory       1         Flash Information Area       1         Register Map       1         Reset and Stop Mode Recovery       2         Reset Types       2         Reset Sources       2	
Reset Controller On-Chip Debugger Acronyms and Expansions  Pin Description Available Packages Pin Configurations Signal Descriptions 1 Pin Characteristics 1 Address Space 1 Register File Program Memory Data Memory 1 Flash Information Area 1 Register Map 1 Reset and Stop Mode Recovery Reset Types Reset Sources 2 Reset Sources 2 2 Reset Sources 2 2 2 2 2 3 3 4 3 4 4 5 6 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7	
On-Chip Debugger Acronyms and Expansions  Pin Description Available Packages Pin Configurations Signal Descriptions 1 Pin Characteristics 1 Address Space 14 Register File 14 Program Memory 15 Data Memory 16 Flash Information Area 16 Register Map 17 Reset and Stop Mode Recovery Reset Types 2 Reset Sources 22	
Acronyms and Expansions       6         Pin Description       7         Available Packages       7         Pin Configurations       1         Signal Descriptions       1         Pin Characteristics       1         Address Space       1         Register File       1         Program Memory       1         Data Memory       1         Flash Information Area       1         Register Map       1         Reset and Stop Mode Recovery       2         Reset Types       2         Reset Sources       2	
Pin Description Available Packages Pin Configurations Signal Descriptions Pin Characteristics 12 Address Space Register File Program Memory Data Memory Flash Information Area 16 Register Map 17 Reset and Stop Mode Recovery Reset Types Reset Sources 22 Reset Sources 23	
Available Packages Pin Configurations Signal Descriptions Pin Characteristics 1 Address Space Register File Program Memory Data Memory Flash Information Area 1 Register Map 1 Reset and Stop Mode Recovery Reset Types Reset Sources 2 2 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3	•
Pin Configurations7Signal Descriptions1Pin Characteristics1Address Space14Register File12Program Memory15Data Memory16Flash Information Area16Register Map17Reset and Stop Mode Recovery2Reset Types2Reset Sources2	
Signal Descriptions1Pin Characteristics1Address Space14Register File14Program Memory15Data Memory16Flash Information Area16Register Map17Reset and Stop Mode Recovery2Reset Types2Reset Sources2	<u> </u>
Pin Characteristics15Address Space14Register File14Program Memory15Data Memory16Flash Information Area16Register Map17Reset and Stop Mode Recovery2Reset Types2Reset Sources2	
Address Space       12         Register File       12         Program Memory       15         Data Memory       16         Flash Information Area       16         Register Map       17         Reset and Stop Mode Recovery       2         Reset Types       2         Reset Sources       2	7
Register File       14         Program Memory       15         Data Memory       16         Flash Information Area       16         Register Map       17         Reset and Stop Mode Recovery       2         Reset Types       2         Reset Sources       2	Pin Characteristics
Register File       14         Program Memory       15         Data Memory       16         Flash Information Area       16         Register Map       17         Reset and Stop Mode Recovery       2         Reset Types       2         Reset Sources       2	Address Space
Data Memory 10 Flash Information Area 110 Register Map 117 Reset and Stop Mode Recovery 21 Reset Types 22 Reset Sources 22	Register File
Flash Information Area	Program Memory
Flash Information Area	Data Memory
Reset and Stop Mode Recovery	
Reset Types	Register Map
Reset Types	Reset and Stop Mode Recovery
Reset Sources	
	• •

PS025113-1212 Table of Contents

# List of Tables

Table 1.	Z8 Encore! F0830 Series Family Part Selection Guide
Table 2.	Acronyms and Expansions
Table 3.	Z8 Encore! F0830 Series Package Options
Table 4.	Signal Descriptions
Table 5.	Pin Characteristics (20- and 28-pin Devices)
Table 6.	Z8 Encore! F0830 Series Program Memory Maps
Table 7.	Z8 Encore! F0830 Series Flash Memory Information Area Map 16
Table 8.	Register File Address Map
Table 9.	Reset and Stop Mode Recovery Characteristics and Latency
Table 10.	Reset Sources and Resulting Reset Type
Table 11.	Stop Mode Recovery Sources and Resulting Action
Table 12.	POR Indicator Values
Table 13.	Reset Status Register (RSTSTAT)
Table 14.	Power Control Register 0 (PWRCTL0)
Table 15.	Port Availability by Device and Package Type
Table 16.	Port Alternate Function Mapping
Table 17.	GPIO Port Registers and Subregisters
Table 18.	Port A–D GPIO Address Registers (PxADDR)
Table 19.	Port Control Subregister Access
Table 20.	Port A–D Control Registers (PxCTL)
Table 21.	Port A–D Data Direction Subregisters (PxDD)
Table 22.	Port A–D Alternate Function Subregisters (PxAF)
Table 23.	Port A–D Output Control Subregisters (PxOC)
Table 24.	Port A–D High Drive Enable Subregisters (PxHDE)
Table 25.	Port A–D Stop Mode Recovery Source Enable Subregisters (PxSMRE) 45
Table 26.	Port A–D Pull-Up Enable Subregisters (PxPUE)
Table 27.	Port A–D Alternate Function Set 1 Subregisters (PxAFS1)
Table 28.	Port A–D Alternate Function Set 2 Subregisters (PxAFS2)

PS025113-1212 List of Tables

## **External Clock Setup**

For systems using an external TTL drive, PB3 is the clock source for 20- and 28-pin devices. In this case, configure PB3 for Alternate function CLKIN. Write to the Oscillator Control Register (see the Oscillator Control Register Definitions section on page 154) to select the PB3 as the system clock.

**Table 16. Port Alternate Function Mapping** 

Port	Pin	Mnemonic	Alternate Function Description	Alternate Function Set Register AFS1
Port A <sup>1</sup>	PA0	T0IN/T0OUT	Timer 0 input/Timer 0 output complement	N/A
		Reserved		<del></del>
	PA1	T0OUT	Timer 0 output	<del></del>
		Reserved		<del></del>
	PA2	Reserved	Reserved	
		Reserved		
	PA3	Reserved	Reserved	
		Reserved		
	PA4	Reserved	Reserved	
		Reserved		
	PA5	Reserved	Reserved	
		Reserved		
	PA6	T1IN/T1OUT	Timer 1 input/Timer 1 output complement	
		Reserved		
	PA7	T1OUT	Timer 1 output	<u> </u>
		Reserved		

#### Notes:

- Because there is only a single alternate function for each Port A and Port D (PD0) pin, the Alternate Function Set registers are not implemented for Port A and Port D (PD0). Enabling alternate function selections (as described in the <u>Port A–D Alternate Function Subregisters</u> section on page 42) automatically enables the associated alternate function.
- 2. Because there are at most two choices of alternate functions for any Port B pin, the AFS2 Alternate Function Set Register is implemented but is not used to select the function. Additionally, alternate function selection (as described in the <a href="Port A-D Alternate Function Subregisters">Port A-D Alternate Function Subregisters</a> section on page 42) must also be enabled.
- 3. Because there are at most two choices of alternate functions for any Port C pin, the AFS2 Alternate Function Set Register is implemented but is not used to select the function. Additionally, alternate function selection (as described in the <a href="Port A-D Alternate Function Subregisters">Port A-D Alternate Function Subregisters</a> section on page 42) must also be enabled.

PS025113-1212 External Clock Setup

is enabled, the timer output pin changes state (from Low to High or from High to Low) at timer reload.

Observe the following steps for configuring a timer for COUNTER Mode and for initiating the count:

- 1. Write to the Timer Control Register to:
  - Disable the timer
  - Configure the timer for COUNTER Mode
  - Select either the rising edge or falling edge of the timer input signal for the count.
     This selection also sets the initial logic level (High or Low) for the timer output alternate function. However, the timer output function is not required to be enabled.
- 2. Write to the Timer High and Low Byte registers to set the starting count value. This only affects the first pass in COUNTER Mode. After the first timer reload in COUNTER Mode, counting always begins at the reset value 0001H. In COUNTER Mode, the Timer High and Low Byte registers must be written with the value 0001H.
- 3. Write to the Timer Reload High and Low Byte registers to set the reload value.
- 4. If appropriate, enable the timer interrupt and set the timer interrupt priority by writing to the relevant interrupt registers.
- 5. Configure the associated GPIO port pin for the timer input alternate function.
- 6. If using the timer output function, configure the associated GPIO port pin for the timer output alternate function.
- 7. Write to the Timer Control Register to enable the timer.

In COUNTER Mode, the number of timer input transitions is calculated with the following equation:

Counter Mode Timer Input Transitions = Current Count Value – Start Value

#### **COMPARATOR COUNTER Mode**

In COMPARATOR COUNTER Mode, the timer counts the input transitions from the analog comparator output. The TPOL bit in the Timer Control Register determines whether the count occurs on the rising edge or the falling edge of the comparator output signal. In COMPARATOR COUNTER Mode, the prescaler is disabled.

PS025113-1212 Operation

#### **PWM SINGLE OUTPUT Mode**

In PWM SINGLE OUTPUT Mode, the timer outputs a pulse width modulated (PWM) output signal through a GPIO port pin. The timer input is the system clock. The timer first counts up to 16-bit PWM match value stored in the timer PWM High and Low Byte registers. When the timer count value matches the PWM value, the timer output toggles. The timer continues counting until it reaches the reload value stored in the Timer Reload High and Low Byte registers. Upon reaching the reload value, the timer generates an interrupt, the count value in the Timer High and Low Byte registers is reset to 0001H and counting resumes.

If the TPOL bit in the Timer Control Register is set to 1, the timer output signal begins as a High (1) and transitions to a Low (0) when the timer value matches the PWM value. The timer output signal returns to a High (1) after the timer reaches the reload value and is reset to 0001H.

If the TPOL bit in the Timer Control Register is set to 0, the timer output signal begins as a Low (0) and transitions to a High (1) when the timer value matches the PWM value. The timer output signal returns to a Low (0) after the timer reaches the reload value and is reset to 0001H.

Observe the following steps for configuring a timer for PWM SINGLE OUTPUT Mode and for initiating PWM operation:

- 1. Write to the Timer Control Register to:
  - Disable the timer
  - Configure the timer for PWM Mode
  - Set the prescale value
  - Set the initial logic level (High or Low) and PWM High/Low transition for the timer output alternate function
- 2. Write to the Timer High and Low Byte registers to set the starting count value (typically 0001H). This value only affects the first pass in PWM Mode. After the first timer reset in PWM Mode, counting always begins at the reset value of 0001H.
- 3. Write to the PWM High and Low Byte registers to set the PWM value.
- 4. Write to the Timer Reload High and Low Byte registers to set the reload value (PWM period). The reload value must be greater than the PWM value.
- 5. If appropriate, enable the timer interrupt and set the timer interrupt priority by writing to the relevant interrupt registers.
- 6. Configure the associated GPIO port pin for the timer output alternate function.
- 7. Write to the Timer Control Register to enable the timer and initiate counting.

The PWM period is represented by the following equation:

PS025113-1212 Operation

## Flash Sector Protect Register

The Flash Sector Protect Register is shared with the Flash Page Select Register. When the Flash Control Register is locked and written with 5EH, the next write to this address targets the Flash Sector Protect Register. In all other cases, it targets the Flash Page Select Register.

This register selects one of the eight available Flash memory sectors to be protected. The Reset state of each sector protect bit is the zero (unprotected) state. After a sector is protected by setting its corresponding register bit, the register bit cannot be cleared by the user.

To determine the appropriate Flash memory sector address range and sector number for your F0830 Series product, please refer to <u>Table 70</u> on page 112.

**Table 75. Flash Sector Protect Register (FPROT)** 

Bit	7	6	5	4	3	2	1	0		
Field	SPROT7	SPROT6	SPROT5	SPROT4	SPROT3	SPROT2	SPROT1	SPROT0		
RESET	0	0	0	0	0	0	0	0		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Address	FF9H									

Bit	Description
[7:0]	Sector Protection
SPROT <i>x</i>	For Z8F12xx, Z8F08xx and Z8F04xx devices, all bits are used. For Z8F02xx devices, the upper four bits remain unused. For Z8F01xx devices, the upper six bits remain unused. To determine the appropriate Flash memory sector address range and sector number for your F0830 Series product, please refer to <u>Table 69</u> and to Figures 14 through 18.
Note: x in	dicates bits in the range 7–0.

## **Byte Write**

To write a byte to the NVDS array, the user code must first push the address, then the data byte onto the stack. The user code issues a CALL instruction to the address of the Byte Write routine (0x20B3). At the return from the subroutine, the write status byte resides in working register R0. The bit fields of this status byte are defined in Table 91. Additionally, user code should pop the address and data bytes off the stack.

The write routine uses 16 bytes of stack space in addition to the two bytes of address and data pushed by the user code. Sufficient memory must be available for this stack usage.

Because of the Flash memory architecture, NVDS writes exhibit a nonuniform execution time. In general, a write takes  $136\mu s$  (assuming a 20MHz system clock). For every 200 writes, however, a maintenance operation is necessary. In this rare occurrence, the write takes up to  $58\,ms$  to complete. Slower system clock speeds result in proportionally higher execution times.

NVDS byte writes to invalid addresses (those exceeding the NVDS array size) have no effect. Illegal write operations have a  $7\mu s$  execution time.

Table 91. Write Status Byte

Bit	7	6	5	4	3	2	1	0
Field			Reserved	FE	IGADDR	WE		
Default Value	0	0	0	0	0	0	0	0

Bit	Description
[7:3]	Reserved These bits are reserved and must be programmed to 00000.
[2] FE	Flash Error If a Flash error is detected, this bit is set to 1.
[1] IGADDR	Illegal Address When an NVDS byte writes to invalid addresses occur (those exceeding the NVDS array size), this bit is set to 1.
[0] WE	Write Error A failure occurs during data writes to Flash. When writing data into a certain address, a read-back operation is performed. If the read-back value is not the same as the value written, this bit is set to 1.

PS025113-1212 NVDS Code Interface




Figure 22. Interfacing the On-Chip Debugger's DBG Pin with an RS-232 Interface, #2 of 2

### **DEBUG Mode**

The operating characteristics of the devices in DEBUG Mode are:

- The eZ8 CPU fetch unit stops, idling the eZ8 CPU, unless directed by the OCD to execute specific instructions
- The system clock operates, unless the device is in STOP Mode
- All enabled on-chip peripherals operate, unless the device is in STOP Mode
- Automatically exits HALT Mode
- Constantly refreshes the Watchdog Timer, if enabled

### **Entering DEBUG Mode**

- The device enters DEBUG Mode after the eZ8 CPU executes a Breakpoint (BRK) instruction
- If the DBG pin is held low during the most recent clock cycle of system reset, the device enters DEBUG Mode on exiting system reset

### **Exiting DEBUG Mode**

The device exits DEBUG Mode following any of these operations:

- Clearing the DBGMODE bit in the OCD Control Register to 0
- Power-On Reset
- Voltage Brown-Out reset

PS025113-1212 Operation

Caution: It is possible to disable the clock failure detection circuitry as well as all functioning clock sources. In this case, the Z8 Encore! F0830 Series device ceases functioning and can only be recovered by power-on-reset.

# **Oscillator Control Register Definitions**

The following section provides the bit definitions for the Oscillator Control Register.

## **Oscillator Control Register**

The Oscillator Control Register (OSCCTL) enables/disables the various oscillator circuits, enables/disables the failure detection/recovery circuitry and selects the primary oscillator, which becomes the system clock.

The Oscillator Control Register must be unlocked before writing. Writing the two step sequence E7H followed by 18H to the Oscillator Control Register unlocks it. The register is locked at successful completion of a register write to the OSCCTL.

Figure 24 displays the oscillator control clock switching flow. See <u>Table 117</u> on page 189 to review the waiting times of various oscillator circuits.

Table 99. Oscillator Control Register (OSCCTL)

Bit	7	6	5	4	3	2	1	0		
Field	INTEN	XTLEN	WDTEN	POFEN	WDFEN	SCKSEL				
RESET	1	0	1	0	0	0	0			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
Address				F8	6H					

Bit	Description
[7] INTEN	Internal Precision Oscillator Enable  1 = Internal Precision Oscillator is enabled.  0 = Internal Precision Oscillator is disabled.
[6] XTLEN	Crystal Oscillator Enable This setting overrides the GPIO register control for PA0 and PA1.  1 = Crystal oscillator is enabled.  0 = Crystal oscillator is disabled.
[5] WDTEN	Watchdog Timer Oscillator Enable  1 = Watchdog Timer Oscillator is enabled.  0 = Watchdog Timer Oscillator is disabled.

ister, the user code must wait at least 5000 IPO cycles for the crystal to stabilize. After this period, the crystal oscillator may be selected as the system clock.

Figure 25 displays a recommended configuration for connection with an external fundamental-mode, parallel-resonant crystal operating at 20 MHz. Recommended 20 MHz crystal specifications are provided in Table 100. Resistor  $R_1$  is optional and limits total power dissipation by the crystal. Printed circuit board layout must add no more than 4 pF of stray capacitance to either the  $X_{IN}$  or  $X_{OUT}$  pins. If oscillation does not occur, reduce the values of capacitors  $C_1$  and  $C_2$  to decrease loading.




Figure 25. Recommended 20MHz Crystal Oscillator Configuration

**Table 100. Recommended Crystal Oscillator Specifications** 

Parameter	Value	Units	Comments
Frequency	20	MHz	
Resonance	Parallel		
Mode	Fundamental		
Series Resistance (R <sub>S</sub> )	60	Ω	Maximum
Load Capacitance (C <sub>L</sub> )	30	pF	Maximum
Shunt Capacitance (C <sub>0</sub> )	7	pF	Maximum
Drive Level	1	mW	Maximum

Table 113. eZ8 CPU Instruction Summary (Continued)

Assembly			Address Op Mode Code(s)				Fla	ags		_ Fetch	Instr.	
Mnemonic	Symbolic Operation	dst	src	(Hex)	С	Z	S	٧	D	Н	Cycles	
POPX dst	dst ← @SP SP ← SP + 1	ER		D8	-	_	-	-	-	-	3	2
PUSH src	SP ← SP – 1	R		70	-	-	-	-	-	-	2	2
	@SP ← src	IR		71	_						2	3
	-	IM		IF70	_						3	2
PUSHX src	SP ← SP − 1 @SP ← src	ER		C8	-	_	_	-	_	_	3	2
RCF	C ← 0			CF	0	-	-	-	-	-	1	2
RET	PC ← @SP SP ← SP + 2			AF	-	_	_	-	_	_	1	4
RL dst		R		90	*	*	*	*	-	-	2	2
	C D7 D6 D5 D4 D3 D2 D1 D0	IR		91	_						2	3
RLC dst	[]	R		10	*	*	*	*	-	-	2	2
	C D7 D6 D5 D4 D3 D2 D1 D0 dst	IR		11	_						2	3
RR dst		R		E0	*	*	*	*	_	_	2	2
	D7 D6 D5 D4 D3 D2 D1 D0 C	IR		E1							2	3
RRC dst		R		C0	*	*	*	*	-	-	2	2
	D7 D6 D5 D4 D3 D2 D1 D0 C	IR		C1							2	3
SBC dst, src	dst ← dst – src - C	r	r	32	*	*	*	*	1	*	2	3
		r	lr	33							2	4
		R	R	34	_						3	3
		R	IR	35	_						3	4
		R	IM	36	_						3	3
		IR	IM	37							3	4
SBCX dst, src	dst ← dst – src - C	ER	ER	38	*	*	*	*	1	*	4	3
		ER	IM	39							4	3
SCF	C ← 1			DF	1	-	_	_	-	_	1	2

Note: Flags Notation:

<sup>\* =</sup> Value is a function of the result of the operation.

<sup>-</sup> = Unaffected.

X = Undefined.

<sup>0 =</sup> Reset to 0.

<sup>1 =</sup> Set to 1.

## **DC Characteristics**

Table 116 lists the DC characteristics of the Z8 Encore! F0830 Series products. All voltages are referenced to  $V_{SS}$ , the primary system ground.

**Table 116. DC Characteristics** 

		$T_A = 0$	°C to -	⊦70°C	$T_A = -4$	0°C to	+105°C			
Symbol	Parameter	Min	Тур	Max	Min	Тур	Max	Units	Conditions	
V <sub>DD</sub>	Supply Voltage				2.7	_	3.6	V	Power supply noise not to exceed 100 mV peak to peak	
V <sub>IL1</sub>	Low Level Input Voltage				-0.3	-	0.3*V <sub>D</sub>	V	For all input pins except RESET.	
$V_{IL2}$	Low Level Input Voltage				-0.3	-	8.0	V	For RESET.	
V <sub>IH1</sub>	High Level Input Voltage				2.0	_	5.5	V	For all input pins without analog or oscillator function.	
V <sub>IH2</sub>	High Level Input Voltage				2.0	-	V <sub>DD</sub> +0.	V	For those pins with analog or oscillator function.	
V <sub>OL1</sub>	Low Level Output Voltage				-	_	0.4	V	$I_{OL}$ = 2mA; $V_{DD}$ = 3.0V High Output Drive disabled.	
V <sub>OH1</sub>	High Level Output Voltage				2.4	_	-	V	$I_{OH} = -2$ mA; $V_{DD} = 3.0$ V High Output Drive disabled.	
V <sub>OL2</sub>	Low Level Output Voltage				-	_	0.6	V	$I_{OL}$ = 20 mA; $V_{DD}$ = 3.3 V High Output Drive enabled.	
V <sub>OH2</sub>	High Level Output Voltage				2.4	-	-	V	$I_{OH} = -20 \text{ mA};$ $V_{DD} = 3.3 \text{ V}$ High Output Drive enabled.	
I <sub>IL</sub>	Input Leakage Current				-5	_	+5	μΑ	$V_{DD} = 3.6 \text{ V};$ $V_{IN} = V_{DD} \text{ or } V_{SS}^{1}$	
I <sub>TL</sub>	Tristate Leakage Current				<b>-</b> 5	-	+5	μΑ	V <sub>DD</sub> = 3.6 V	

#### Notes:

- 1. This condition excludes all pins that have on-chip pull-ups, when driven Low.
- 2. These values are provided for design guidance only and are not tested in production.
- 3. See Figure 31 for HALT Mode current.

PS025113-1212 DC Characteristics


# **Ordering Information**

Order your F0830 Series products from Zilog using the part numbers shown in Table 128. For more information about ordering, please consult your local Zilog sales office. The <u>Sales Location page</u> on the Zilog website lists all regional offices.

Table 128. Z8 Encore! XP F0830 Series Ordering Matrix

Part Number	Flash	RAM	NVDS	ADC Channels	Description
Z8 Encore! F0830 Ser	ies MCUs w	ith 12KB F	lash		·
Standard Temperatur	e: 0°C to 70°	,C			
Z8F1232SH020SG	12KB	256	No	7	SOIC 20-pin
Z8F1232HH020SG	12KB	256	No	7	SSOP 20-pin
Z8F1232PH020SG	12KB	256	No	7	PDIP 20-pin
Z8F1232QH020SG	12KB	256	No	7	QFN 20-pin
Z8F1233SH020SG	12KB	256	No	0	SOIC 20-pin
Z8F1233HH020SG	12KB	256	No	0	SSOP 20-pin
Z8F1233PH020SG	12KB	256	No	0	PDIP 20-pin
Z8F1233QH020SG	12KB	256	No	0	QFN 20-pin
Z8F1232SJ020SG	12KB	256	No	8	SOIC 28-pin
Z8F1232HJ020SG	12KB	256	No	8	SSOP 28-pin
Z8F1232PJ020SG	12KB	256	No	8	PDIP 28-pin
Z8F1232QJ020SG	12KB	256	No	8	QFN 28-pin
Z8F1233SJ020SG	12KB	256	No	0	SOIC 28-pin
Z8F1233HJ020SG	12KB	256	No	0	SSOP 28-pin
Z8F1233PJ020SG	12KB	256	No	0	PDIP 28-pin
Z8F1233QJ020SG	12KB	256	No	0	QFN 28-pin
Extended Temperatur	re: -40°C to	105°C			
Z8F1232SH020EG	12KB	256	No	7	SOIC 20-pin
Z8F1232HH020EG	12KB	256	No	7	SSOP 20-pin
Z8F1232PH020EG	12KB	256	No	7	PDIP 20-pin
Z8F1232QH020EG	12KB	256	No	7	QFN 20-pin
Z8F1233SH020EG	12KB	256	No	0	SOIC 20-pin
Z8F1233HH020EG	12KB	256	No	0	SSOP 20-pin
Z8F1233PH020EG	12KB	256	No	0	PDIP 20-pin

PS025113-1212 Ordering Information



**Hex Address: F71** 

This address range is reserved.

**Hex Address: F72** 

Table 147. ADC Data High Byte Register (ADCD\_H)

Bit	7	6	5	4	3	2	1	0				
Field		ADCDH										
RESET	X											
R/W		R										
Address				F7	2H							

Bit	Description
[7:0]	ADC High Byte  00h–FFh = The last conversion output is held in the data registers until the next ADC conversion is completed.

**Hex Address: F73** 

Table 148. ADC Data Low Bits Register (ADCD\_L)

Bit	7	6	5	4	3	2	1	0			
Field	ADO	CDL	Reserved								
RESET	)	<	X								
R/W	F	₹	R								
Address				F7	3H						

Bit Position	Description
[7:6]	ADC Low Bits  00–11b = These bits are the two least significant bits of the 10-bit ADC output. These bits are undefined after a reset. The low bits are latched into this register whenever the ADC Data High Byte Register is read.
[5:0]	Reserved These bits are reserved and must be programmed to 000000.

**Hex Address: F83** 

Table 153. LED Drive Level High Register (LEDLVLH)

Bit	7	6	5	4	3	2	1	0			
Field		LEDLVLH[7:0]									
RESET	0	0	0	0	0	0	0	0			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
Address		F83H									

Hex Address: F84

Table 154. LED Drive Level Low Register (LEDLVLL)

Bit	7	6	5	4	3	2	1	0			
Field		LEDLVLL[7:0]									
RESET	0	0	0	0	0	0	0	0			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
Address		F84H									

**Hex Address: F85** 

This address range is reserved.

## **Oscillator Control**

For more information about the Oscillator Control registers, see the <u>Oscillator Control Register Definitions</u> section on page 154.

**Hex Address: F86** 

Table 155. Oscillator Control Register (OSCCTL)

Bit	7	6	5	4	3	2	1	0			
Field	INTEN	XTLEN	WDTEN	POFEN	WDFEN	SCKSEL					
RESET	1	0	1	0	0	0	0	0			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
Address		F86H									

PS025113-1212 Oscillator Control

## **GPIO Port A**

For more information about the GPIO registers, see the <u>GPIO Control Register Definitions</u> section on page 39.

**Hex Address: FD0** 

Table 169. Port A GPIO Address Register (PAADDR)

Bit	7	6	5	4	3	2	1	0			
Field	PADDR[7:0]										
RESET	00H										
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
Address				FD	0H						

**Hex Address: FD1** 

**Table 170. Port A Control Registers (PACTL)** 

Bit	7	6	5	4	3	2	1	0			
Field		PCTL									
RESET		00H									
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
Address				FD	1H						

**Hex Address: FD2** 

Table 171. Port A Input Data Registers (PAIN)

Bit	7	6	5	4	3	2	1	0				
Field	PIN7	PIN6	PIN5	PIN4	PIN3	PIN2	PIN1	PIN0				
RESET	Χ	Х	Х	Х	Х	Х	Х	Х				
R/W	R	R	R	R	R	R	R	R				
Address		FD2H										

PS025113-1212 GPIO Port A

compare - extended addressing 166	E
compare mode 89	EI 168
compare with carry 166	electrical characteristics 184
compare with carry - extended addressing 166	GPIO input data sample timing 195
complement 169	watch-dog timer 194
complement carry flag 167, 168	electrical noise 98
condition code 164	enable interrupt 168
continuous mode 89	ER 164
Control Registers 14, 17	extended addressing register 164
counter modes 89	external pin reset 25
CP 166	eZ8 CPU features 4
CPC 166	eZ8 CPU instruction classes 166
CPCX 166	eZ8 CPU instruction notation 164
CPU and peripheral overview 4	eZ8 CPU instruction set 162
CPU control instructions 168	eZ8 CPU instruction summary 171
CPX 166	626 CT C Instruction summary 171
current measurement	
architecture 98	F
operation 99	FCTL register 119, 126, 127, 228
Customer Feedback Form 239	features, Z8 Encore! 1
Customer Information 239	first opcode map 182
	FLAGS 165
	flags register 165
D	flash
DA 164, 166	controller 4
data memory 16	option bit address space 127
DC characteristics 185	option bit address space 127 option bit configuration - reset 124
debugger, on-chip 139	program memory address 0000H 127
DEC 166	program memory address 0001H 128
decimal adjust 166	flash memory 108
decrement 166	byte programming 116
decrement and jump non-zero 169	code protection 114
decrement word 166	configurations 108
DECW 166	control register definitions 118, 126
destination operand 165	controller bypass 117
device, port availability 33	flash control register 119, 126, 127, 228
DI 168	flash option bits 115
direct address 164	flash status register 120
disable interrupts 168	flow chart 113
DJNZ 169	frequency high and low byte registers 123
dst 165	mass erase 117
	operation 112
	operation timing 114
	page erase 117
	page crase 117

page select register 121, 122	indexed 165
FPS register 121, 122	indirect address prefix 165
FSTAT register 120	indirect register 164
•	indirect register pair 164
	indirect working register 164
G	indirect working register pair 164
gated mode 89	instruction set, ez8 CPU 162
general-purpose I/O 33	instructions
GPIO 4, 33	ADC 166
alternate functions 34	ADCX 166
architecture 34	ADD 166
control register definitions 39	ADDX 166
input data sample timing 195	AND 169
interrupts 39	ANDX 169
port A-C pull-up enable sub-registers 46, 47, 48	arithmetic 166
port A-H address registers 40	BCLR 167
port A-H address registers 40 port A-H alternate function sub-registers 42	BIT 167
port A-H control registers 41	bit manipulation 167
port A-H data direction sub-registers 41	block transfer 167
port A-H high drive enable sub-registers 44	BRK 169
port A-H input data registers 49	BSET 167
port A-H output control sub-registers 43	BSWAP 167, 169
port A-H output data registers 50, 51	BTJ 169
port A-H stop mode recovery sub-registers 45	BTJNZ 166, 169
port availability by device 33	BTJZ 169
port input timing 195	CALL 169
port output timing 196	CCF 167, 168
port output timing 170	CLR 168
	COM 169
Н	CP 166
H 165	CPC 166
HALT 168	CPCX 166
halt mode 31, 168	CPU control 168
hexadecimal number prefix/suffix 165	CPX 166
nexadecimal number prenty/surnx 103	DA 166
	DEC 166
1	DECW 166
IM 164	DI 168
IM 164	DJNZ 169
immediate data 164	EI 168
immediate operand prefix 165	HALT 168
INC 166 increment 166	INC 166
	INCW 167
increment word 167 INCW 167	IRET 169
INCW 10/	

watchdog timer reload upper byte (WDTU) 96	stack pointer 165
register file 14	STOP 168
register pair 165	stop mode 30, 168
register pointer 165	stop mode recovery
registers	sources 26
ADC channel 1 102	using a GPIO port pin transition 27, 28
ADC data high byte 103	using watch-dog timer time-out 27
ADC data low bit 103, 104, 105	SUB 167
reset	subtract 167
and stop mode characteristics 22	subtract - extended addressing 167
and stop mode recovery 21	subtract with carry 167
carry flag 167	subtract with carry - extended addressing 167
sources 23	SUBX 167
RET 169	SWAP 170
return 169	swap nibbles 170
RL 169	symbols, additional 165
RLC 169	
rotate and shift instuctions 169	_
rotate left 169	T
rotate left through carry 169	Table 134. Power Consumption Reference Table
rotate right 170	197
rotate right through carry 170	TCM 167
RP 165	TCMX 167
RR 165, 170	test complement under mask 167
rr 165	test complement under mask - extended addressing
RRC 170	167
	test under mask 167
_	test under mask - extended addressing 167
S	tiing diagram, voltage measurement 100
SBC 167	timer signals 11
SCF 167, 168	timers 68
second opcode map after 1FH 183	architecture 68
set carry flag 167, 168	block diagram 69
set register pointer 168	capture mode 77, 78, 89, 90
shift right arithmatic 170	capture/compare mode 81, 89
shift right logical 170	compare mode 79, 89
signal descriptions 11	continuous mode 70, 89
software trap 169	counter mode 71, 72
source operand 165	counter modes 89
SP 165	gated mode 80, 89
SRA 170	one-shot mode 69, 89
src 165	operating mode 69
SRL 170	PWM mode 74, 75, 89, 90
SRP 168	reading the timer count values 82