

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Details	
Product Status	Active
Core Processor	eZ8
Core Size	8-Bit
Speed	20MHz
Connectivity	-
Peripherals	Brown-out Detect/Reset, LED, POR, PWM, WDT
Number of I/O	17
Program Memory Size	2KB (2K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	A/D 7x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Through Hole
Package / Case	20-DIP (0.300", 7.62mm)
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z8f0230ph020eg

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Z8 Encore![®] F0830 Series Product Specification

Voltage Brown-Out Reset	
Watchdog Timer Reset	
External Reset Input	
External Reset Indicator	
On-Chip Debugger Initiated Reset	
Stop Mode Recovery	
Stop Mode Recovery using WDT Time-Out	
Stop Mode Recovery using GPIO Port Pin Transition	
Stop Mode Recovery Using the External RESET Pin	
Debug Pin Driven Low	
Reset Register Definitions	28
Low-Power Modes	30
STOP Mode	30
HALT Mode	31
Peripheral Level Power Control	31
Power Control Register Definitions	31
General Purpose Input/Output	33
GPIO Port Availability by Device	
Architecture	
GPIO Alternate Functions	
Direct LED Drive	
Shared Reset Pin	35
Crystal Oscillator Override	
5V Tolerance	
External Clock Setup	36
GPIO Interrupts	39
GPIO Control Register Definitions	39
Port A–D Address Registers	40
Port A–D Control Registers	41
Port A–D Data Direction Subregisters	41
Port A–D Alternate Function Subregisters	42
Port A–C Input Data Registers	49
Port A–D Output Data Register	50
LED Drive Enable Register	51
LED Drive Level High Register	51
LED Drive Level Low Register	52
Interrupt Controller	53
Interrupt Vector Listing	
Architecture	
Operation	

	Reset Characteristics and Latency					
Reset Type	Control Registers	eZ8 CPU	Reset Latency (Delay)			
System Reset	Reset (as applicable)	Reset	About 66 Internal Precision Oscillator Cycles			
System Reset with Crystal Oscillator Enabled	Reset (as applicable)	Reset	About 5000 Internal Precision Oscillator Cycles			
Stop Mode Recovery	Unaffected, except WDT_CTL and OSC_CTL registers	Reset	About 66 Internal Precision Oscillator cycles			
Stop Mode Recovery with crystal oscillator enabled	Unaffected, except WDT_CTL and OSC_CTL registers	Reset	About 5000 Internal Precision Oscillator cycles			

Table 9. Reset and Stop Mode Recovery Characteristics and Latency

During a system RESET or Stop Mode Recovery, the Z8 Encore! F0830 Series device is held in reset for about 66 cycles of the Internal Precision Oscillator. If the crystal oscillator is enabled in the Flash option bits, the reset period is increased to about 5000 IPO cycles. When a reset occurs because of a low voltage condition or Power-On Reset, the reset delay is measured from the time that the supply voltage first exceeds the POR level (discussed later in this chapter). If the external pin reset remains asserted at the end of the reset period, the device remains in reset until the pin is deasserted.

At the beginning of reset, all GPIO pins are configured as inputs with pull-up resistor disabled, except PD0 which is shared with the reset pin. On reset, the Port D0 pin is configured as a bidirectional open-drain reset. This pin is internally driven low during port reset, after which the user code may reconfigure this pin as a general purpose output.

During reset, the eZ8 CPU and on-chip peripherals are idle; however, the on-chip crystal oscillator and Watchdog Timer Oscillator continues to run.

On reset, control registers within the register file that have a defined reset value are loaded with their reset values. Other control registers (including the Stack Pointer, Register Pointer and Flags) and general purpose RAM are undefined following the reset. The eZ8 CPU fetches the reset vector at program memory addresses 0002H and 0003H and loads that value into the program counter. Program execution begins at the reset vector address.

Because the control registers are reinitialized by a system reset, the system clock after reset is always the IPO. User software must reconfigure the oscillator control block, to enable and select the correct system clock source.

Port A–D Pull-up Enable Subregisters

The Port A–D Pull-Up Enable Subregister is accessed through the Port A–D Control Register by writing 06H to the Port A–D Address Register. See Table 26. Setting the bits in the Port A–D Pull-Up Enable subregisters enables a weak internal resistive pull-up on the specified port pins.

Bit	1	6	5	4	3	2	1	0	
Field	PPUE7	PPUE6	PPUE5	PPUE4	PPUE3	PPUE2	PPUE1	PPUE0	
RESET	0	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Address	If 06H in Port A–D Address Register, accessible through the Port A–D Control Register								

Table 26. Port A–D Pull-Up Enable Subregisters (PxPUE)

Bit	Description
[7:0]	Port Pull-Up Enable
PxPUE	0 = The weak pull-up on the port pin is disabled.
	1 = The weak pull-up on the port pin is enabled.
Note: x i	ndicates the specific GPIO port pin number (7–0).

Interrupt Request 2 Register

The Interrupt Request 2 (IRQ2) Register, shown in Table 37, stores interrupt requests for both vectored and polled interrupts. When a request is sent to the Interrupt Controller, the corresponding bit in the IRQ2 Register becomes 1. If interrupts are globally enabled (vectored interrupts), the Interrupt Controller passes an interrupt request to the eZ8 CPU. If interrupts are globally disabled (polled interrupts), the eZ8 CPU can read the Interrupt Request 2 Register to determine if any interrupt requests are pending.

Bit	7	6	5	4	3	2	1	0			
Field		Rese	erved		PC3I	PC2I	PC1I	PC0I			
RESET	0	0	0	0	0	0	0	0			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
Address				FC	6H						
Bit	Description	n									
[7:4]	Reserved These regis	Reserved These registers are reserved and must be programmed to 0000.									
[3] PC <i>x</i> l	[3] Port C Pin x Interrupt Request PCxI 0 = No interrupt request is pending for GPIO Port C pin x. 1 = An interrupt request from GPIO Port C pin x is awaiting service.										
Note: x in	dicates the sp	ecific GPIO p	ort pin numbe	ər (3–0).							


Table 37. Interrupt Request 2 Register (IRQ2)

IRQ0 Enable High and Low Bit Registers

Table 38 lists the priority control values for IRQ0. The IRQ0 Enable High and Low Bit registers, shown in Tables 39 and 40, form a priority-encoded enabling service for interrupts in the Interrupt Request 0 Register. Priority is generated by setting the bits in each register.

IRQ0EN	IH[x]	IRQ0ENL[x]	Priority	Description
C)	0	Disabled	Disabled
C)	1	Level 1	Low
1		0	Level 2	Nominal
1		1	Level 3	High
Note: x				

Table 38. IRQ0 Enable and Priority Encoding



Operation

The timers are 16-bit up-counters. Minimum time-out delay is set by loading the value 0001H into the Timer Reload High and Low Byte registers and setting the prescale value to 1. Maximum time-out delay is set by loading the value 0000H into the Timer Reload High and Low Byte registers and setting the prescale value to 128. If the Timer reaches FFFFH, the timer resets back to 0000H and continues counting.

Timer Operating Modes

The timers can be configured to operate in the following modes:

ONE-SHOT Mode

In ONE-SHOT Mode, the timer counts up to the 16-bit reload value stored in the Timer Reload High and Low Byte registers. The timer input is the system clock. Upon reaching the reload value, the timer generates an interrupt and the count value in the Timer High and Low Byte registers is reset to 0001H. The timer is automatically disabled and stops counting.

Additionally, if the timer output alternate function is enabled, the timer output pin changes state for one system clock cycle (from Low to High or from High to Low) upon timer

PWM SINGLE OUTPUT Mode

In PWM SINGLE OUTPUT Mode, the timer outputs a pulse width modulated (PWM) output signal through a GPIO port pin. The timer input is the system clock. The timer first counts up to 16-bit PWM match value stored in the timer PWM High and Low Byte registers. When the timer count value matches the PWM value, the timer output toggles. The timer continues counting until it reaches the reload value stored in the Timer Reload High and Low Byte registers. Upon reaching the reload value, the timer generates an interrupt, the count value in the Timer High and Low Byte registers is reset to 0001H and counting resumes.

If the TPOL bit in the Timer Control Register is set to 1, the timer output signal begins as a High (1) and transitions to a Low (0) when the timer value matches the PWM value. The timer output signal returns to a High (1) after the timer reaches the reload value and is reset to 0001H.

If the TPOL bit in the Timer Control Register is set to 0, the timer output signal begins as a Low (0) and transitions to a High (1) when the timer value matches the PWM value. The timer output signal returns to a Low (0) after the timer reaches the reload value and is reset to 0001H.

Observe the following steps for configuring a timer for PWM SINGLE OUTPUT Mode and for initiating PWM operation:

- 1. Write to the Timer Control Register to:
 - Disable the timer
 - Configure the timer for PWM Mode
 - Set the prescale value
 - Set the initial logic level (High or Low) and PWM High/Low transition for the timer output alternate function
- 2. Write to the Timer High and Low Byte registers to set the starting count value (typically 0001H). This value only affects the first pass in PWM Mode. After the first timer reset in PWM Mode, counting always begins at the reset value of 0001H.
- 3. Write to the PWM High and Low Byte registers to set the PWM value.
- 4. Write to the Timer Reload High and Low Byte registers to set the reload value (PWM period). The reload value must be greater than the PWM value.
- 5. If appropriate, enable the timer interrupt and set the timer interrupt priority by writing to the relevant interrupt registers.
- 6. Configure the associated GPIO port pin for the timer output alternate function.
- 7. Write to the Timer Control Register to enable the timer and initiate counting.

The PWM period is represented by the following equation:

Bit	Description (Continued)
[0]	Input Capture Event
INPCAP	This bit indicates whether the most recent timer interrupt is caused by a timer input capture event.
	 0 = Previous timer interrupt is not caused by timer input capture event. 1 = Previous timer interrupt is caused by timer input capture event.

Timer 0–1 Control Register 1

The Timer 0–1 Control (TxCTL1) registers enable/disable the timers, set the prescaler value, and determine the timer operating mode.

Bit	7	6	5	4	3	2	1	0	
Field	TEN	TPOL	PRES TMODE						
RESET	0	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Address	F07H, F0FH								

Bit	Description
[7]	Timer Enable
TEN	0 = Timer is disabled. 1 = Timer enabled to count.

Sample Settling Time Register

The <u>Sample Settling</u> Time Register, shown in Table 66, is used to program a delay after the <u>SAMPLE/HOLD</u> signal is asserted and before the START signal is asserted; an ADC conversion then begins. The number of clock cycles required for settling will vary from system to system depending on the system clock period used. The system designer should program this register to contain the number of clocks required to meet a $0.5 \mu s$ minimum settling time.

Bit	7	6	5	4	3	2	1	0	
Field		Rese	erved		SST				
RESET		()		1	1	1	1	
R/W		F	२			R/	W		
Address	F74H								

Table 66. Sample Settling Time (ADCSST)

Bit	Description
[7:4]	Reserved These bits are reserved and must be programmed to 0000.
[3:0] SST	0h–Fh = Sample settling time in number of system clock periods to meet 0.5 μ s minimum.

bits can only be set to 1. Thus, sectors can be protected, but not unprotected, via register write operations. Writing a value other than 5EH to the Flash Control Register deselects the Flash Sector Protect Register and reenables access to the Page Select Register. Observe the following procedure to setup the Flash Sector Protect Register from user code:

- 1. Write 00H to the Flash Control Register to reset the Flash Controller.
- 2. Write 5EH to the Flash Control Register to select the Flash Sector Protect Register.
- 3. Read and/or write the Flash Sector Protect Register which is now at Register File address FF9H.
- 4. Write 00H to the Flash Control Register to return the Flash Controller to its reset state.

The Sector Protect Register is initialized to 0 on reset, putting each sector into an unprotected state. When a bit in the Sector Protect Register is written to 1, the corresponding sector can no longer be written or erased. After setting a bit in the Sector Protect Register, the bit cannot be cleared by the user.

Byte Programming

Flash memory is enabled for byte programming after unlocking the Flash Controller and successfully enabling either mass erase or page erase. When the Flash Controller is unlocked and mass erase is successfully enabled, all of the program memory locations are available for byte programming. In contrast, when the Flash Controller is unlocked and page erase is successfully enabled, only the locations of the selected page are available for byte programming. An erased Flash byte contains all 1's (FFH). The programming operation can only be used to change bits from 1 to 0. To change a Flash bit (or multiple bits) from 0 to 1 requires execution of either the page erase or mass erase commands.

Byte programming can be accomplished using the On-Chip Debugger's write memory command or eZ8 CPU execution of the LDC or LDCI instructions. Refer to the <u>eZ8 CPU</u> <u>Core User Manual (UM0128)</u>, which is available for download on <u>www.zilog.com</u>, for the description of the LDC and LDCI instructions. While the Flash Controller programs the Flash memory, the eZ8 CPU idles, but the system clock and on-chip peripherals continue to operate. To exit programming mode and lock the Flash, write any value to the Flash Control Register, except the mass erase or page erase commands.

Caution: The byte at each address within Flash memory cannot be programmed (any bits written to 0) more than twice before an erase cycle occurs.

Flash Control Register

The Flash Controller must be unlocked using the Flash Control Register before programming or erasing Flash memory. Writing the sequence 73H 8CH, sequentially, to the Flash Control Register unlocks the Flash Controller. When the Flash Controller is unlocked, Flash memory can be enabled for mass erase or page erase by writing the appropriate enable command to the FCTL. Page erase applies only to the active page selected in Flash Page Select Register. Mass erase is enabled only through the On-Chip Debugger. Writing an invalid value or an invalid sequence returns the Flash Controller to its Locked state. The write-only Flash Control Register shares its register file address with the read-only Flash Status Register.

Bit	7	6	5	4	3	2	1	0	
Field		FCMD							
RESET	0	0	0	0	0	0	0	0	
R/W	W	W	W	W	W	W	W	W	
Address		FF8H							

Table 72.	Flash	Control	Register	(FCTL)
-----------	-------	---------	----------	--------

Bit Description

FCMD

[7:0]	Flash Command
-------	---------------

- 73H = First unlock command.
 - 8CH = Second unlock command.
 - 95H = Page erase command (must be third command in sequence to initiate page erase).
 - 63H = Mass erase command (must be third command in sequence to initiate mass erase).
 - 5EH = Enable Flash Sector Protect Register access.

Option Bit Types

This section describes the two types of Flash option bits offered in the F0830 Series.

User Option Bits

The user option bits are contained in the first two bytes of program memory. User access to these bits is provided because these locations contain application specific device configurations. The information contained here is lost when page 0 of program memory is erased.

Trim Option Bits

The trim option bits are contained in the information page of the Flash memory. These bits are factory programmed values required to optimize the operation of onboard analog circuitry and cannot be permanently altered by the user. Program memory can be erased without endangering these values. It is possible to alter working values of these bits by accessing the trim bit address and data registers, but these working values are lost after a power loss.

There are 32 bytes of trim data. To modify one of these values, the user code must first write a value between 00H and 1FH into the Trim Bit Address Register. The next write to the Trim Bit Data Register changes the working value of the target trim data byte.

Reading the trim data requires the user code to write a value between 00H and 1FH into the Trim Bit Address Register. The next read from the Trim Bit Data Register returns the working value of the target trim data byte.

Note: The trim address range is from information address 20–3F only. The remaining information page is not accessible via the Trim Bit Address and Data registers.

During reset, the first 43 system clock cycles perform 43 Flash accesses. The six bits of the counter provide the lower six bits of the Flash memory address. All other address bits are set to 0. The option bit registers use the 6-bit address from the counter as an address and latch the data from the Flash on the positive edge of the IPO clock, allowing for a maximum of 344-bits (43 bytes) of option information to be read from Flash.

Because option information is stored in both the first two bytes of program memory and in the information area of Flash memory, the data must be placed in specific locations to be read correctly. In this case, the first two bytes at addresses 0 and 1 in program memory are read out and the remainder of the bytes are read out of the Flash information area.

On-Chip Debugger

The Z8 Encore! devices contain an integrated On-Chip Debugger (OCD) that provides the following advanced debugging features:

- Reading and writing of the register file
- Reading and writing of program and data memory
- Setting of breakpoints and watchpoints
- Executing eZ8 CPU instructions

Architecture

The On-Chip Debugger consists of four primary functional blocks: transmitter, receiver, autobaud detector/generator and debug controller. Figure 20 displays the architecture of the On-Chip Debugger.




Figure 20. On-Chip Debugger Block Diagram

If the OCD receives a serial break (nine or more continuous bits low), the autobaud detector/generator resets. Reconfigure the autobaud detector/generator by sending 80H.

OCD Serial Errors

The OCD can detect any of the following error conditions on the DBG pin:

- Serial break (a minimum of nine continuous bits Low)
- Framing error (received Stop bit is Low)
- Transmit collision (simultaneous transmission by OCD and host detected by the OCD)

When the OCD detects one of these errors, it aborts any command currently in progress, transmits a four character long serial break back to the host and resets the autobaud detector/generator. A framing error or transmit collision may be caused by the host sending a serial break to the OCD. As a result of the open-drain nature of the interface, returning a serial break back to the host only extends the length of the serial break if the host releases the serial break early.

The host transmits a serial break on the DBG pin when first connecting to the Z8 Encore! F0830 Series devices or when recovering from an error. A serial break from the host resets the autobaud generator/detector, but does not reset the OCD Control Register. A serial break leaves the device in DEBUG Mode, if that is the current mode. The OCD is held in reset until the end of the serial break when the DBG pin returns high. Because of the opendrain nature of the DBG pin, the host can send a serial break to the OCD even if the OCD is transmitting a character.

Breakpoints

Execution breakpoints are generated using the BRK instruction (opcode 00H). When the eZ8 CPU decodes a BRK instruction, it signals the OCD. If breakpoints are enabled, the OCD enters DEBUG Mode and idles the eZ8 CPU. If breakpoints are not enabled, the OCD ignores the BRK signal and the BRK instruction operates as an NOP instruction.

Breakpoints in Flash Memory

The BRK instruction is opcode 00H, which corresponds to the fully programmed state of a byte in Flash memory. To implement a breakpoint, write 00H to the required break address overwriting the current instruction. To remove a breakpoint, the corresponding page of Flash memory must be erased and reprogrammed with the original data.

Runtime Counter

The OCD contains a 16-bit runtime counter. It counts system clock cycles between breakpoints. The counter starts counting when the OCD leaves DEBUG Mode and stops counting when it enters DEBUG Mode again or when it reaches the maximum count of FFFFH.

On-Chip Debugger Commands

The host communicates to the On-Chip Debugger by sending OCD commands using the DBG interface. During normal operation, only a subset of the OCD commands are available. In DEBUG Mode, all OCD commands become available unless the user code and control registers are protected by programming the Flash read protect option bit (FRP). The FRP prevents the code in memory from being read out of the Z8 Encore! F0830 Series products. When this option is enabled, several of the OCD commands are disabled.

Table 95 summarizes the On-Chip Debugger commands. This table indicates the commands that operate when the device is not in DEBUG Mode (normal operation) and the commands that are disabled by programming the FRP.

Debug Command	Command Byte	Enabled when not in DEBUG Mode?	Disabled by Flash Read Protect Option Bit
Read OCD Revision	00H	Yes	-
Reserved	01H	_	_
Read OCD Status Register	02H	Yes	_
Read Runtime Counter	03H	_	-
Write OCD Control Register	04H	Yes	Cannot clear DBGMODE bit
Read OCD Control Register	05H	Yes	_
Write Program Counter	06H	_	Disabled
Read Program Counter	07H	_	Disabled
Write Register	08H	_	Only writes of the Flash Memory Con- trol registers are allowed. Additionally, only the Mass Erase command is allowed to be written to the Flash Con- trol register.
Read Register	09H	_	Disabled
Write Program Memory	0AH	_	Disabled
Read Program Memory	0BH	_	Disabled
Write Data Memory	0CH	_	Yes
Read Data Memory	0DH	_	_

Table 95. On-Chip Debugger Command Summary

Oscillator Control

The Z8 Encore! F0830 Series device uses five possible clocking schemes. Each one of these is user-selectable.

- On-chip precision trimmed RC oscillator
- On-chip oscillator using off-chip crystal or resonator
- On-chip oscillator using external RC network
- External clock drive
- On-chip low precision Watchdog Timer Oscillator

In addition, Z8 Encore! F0830 Series devices contain clock failure detection and recovery circuitry, allowing continued operation despite a failure of the primary oscillator.

Operation

This chapter discusses the logic used to select the system clock and handle primary oscillator failures. A description of the specific operation of each oscillator is outlined further in this document.

System Clock Selection

The oscillator control block selects from the available clocks. *Table 98* describes each clock source and its usage.

Table 110. Logical Instructions

Mnemonic	Operands	Instruction
AND	dst, src	Logical AND
ANDX	dst, src	Logical AND using Extended Addressing
СОМ	dst	Complement
OR	dst, src	Logical OR
ORX	dst, src	Logical OR using Extended Addressing
XOR	dst, src	Logical Exclusive OR
XORX	dst, src	Logical Exclusive OR using Extended Addressing

Table 111. Program Control Instructions

Mnemonic	Operands	Instruction
BRK	—	On-chip Debugger Break
BTJ	p, bit, src, DA	Bit Test and Jump
BTJNZ	bit, src, DA	Bit Test and Jump if Non-Zero
BTJZ	bit, src, DA	Bit Test and Jump if Zero
CALL	dst	Call Procedure
DJNZ	dst, src, RA	Decrement and Jump Non-Zero
IRET	—	Interrupt Return
JP	dst	Jump
JP cc	dst	Jump Conditional
JR	DA	Jump Relative
JR cc	DA	Jump Relative Conditional
RET	_	Return
TRAP	vector	Software Trap

Table 112. Rotate and Shift Instructions

Mnemonic	Operands	Instruction
BSWAP	dst	Bit Swap
RL	dst	Rotate Left
RLC	dst	Rotate Left through Carry

Art Number Flash RAM NVDS Channels Description 3F0831HH020EG 8KB 256 Yes 0 SCOP 20-pin 3F0831PH020EG 8KB 256 Yes 0 QFN 20-pin 3F0831QH020EG 8KB 256 Yes 8 SOIC 28-pin 3F0830SJ020EG 8KB 256 Yes 8 SOP 28-pin 3F0830RJ020EG 8KB 256 Yes 8 QFN 28-pin 3F0830RJ020EG 8KB 256 Yes 0 SOIC 28-pin 3F0831SJ020EG 8KB 256 Yes 0 SOIP 28-pin 3F0831HJ020EG 8KB 256 Yes 0 QFN 28-pin 3F0831HJ020EG 8KB 256 Yes 0 QFN 28-pin 3F0831HJ020EG 8KB 256 Yes 0 QFN 28-pin 3F0831DJ020EG 8KB 256 Yes 0 QFN 28-pin 3F0431DJ020EG 4KB 256 Yes <					ADC	-
BF0831PH020EG 8KB 256 Yes 0 PDIP 20-pin BF0831QH020EG 8KB 256 Yes 0 QFN 20-pin BF0830SJ020EG 8KB 256 Yes 8 SOIC 28-pin BF0830PJ020EG 8KB 256 Yes 8 PDIP 28-pin BF0830QJ020EG 8KB 256 Yes 0 SOIC 28-pin BF0831SJ020EG 8KB 256 Yes 0 SOIC 28-pin BF0831LJ020EG 8KB 256 Yes 0 QFN 28-pin BF0831LJ020EG 8KB 256 Yes 0 QFN 28-pin BF0831LJ020EG 8KB 256 Yes 0 QFN 28-pin BF0831QJ020EG 8KB 256 Yes 0 QFN 28-pin BF0831QJ020EG 8KB 256 Yes 7 SOIC 20-pin BF0430SH020SG 4KB 256 Yes 7 QFN 20-pin BF0430DH020SG 4KB 256 Yes 0 </th <th>Part Number</th> <th>Flash</th> <th>RAM</th> <th>NVDS</th> <th></th> <th>Description</th>	Part Number	Flash	RAM	NVDS		Description
BF0831QH020EG 8KB 256 Yes 0 QFN 20-pin BF0830SJ020EG 8KB 256 Yes 8 SOIC 28-pin BF0830PJ020EG 8KB 256 Yes 8 PDIP 28-pin BF0830QJ020EG 8KB 256 Yes 8 QFN 28-pin BF0831SJ020EG 8KB 256 Yes 0 SOIC 28-pin BF0831PJ020EG 8KB 256 Yes 0 QFN 28-pin BF0831PJ020EG 8KB 256 Yes 0 QFN 28-pin BF0831PJ020EG 8KB 256 Yes 0 QFN 28-pin BF0831QJ020EG 8KB 256 Yes 0 QFN 28-pin BF0831QJ020EG 8KB 256 Yes 0 QFN 28-pin BF0430SH020SG 4KB 256 Yes 7 SOIC 20-pin BF0430PH020SG 4KB 256 Yes 7 QFN 20-pin BF0430PH020SG 4KB 256 Yes 0 <td>Z8F0831HH020EG</td> <td>8KB</td> <td>256</td> <td>Yes</td> <td>0</td> <td>SSOP 20-pin</td>	Z8F0831HH020EG	8KB	256	Yes	0	SSOP 20-pin
SF0830SJ020EG 8KB 256 Yes 8 SOIC 28-pin SF0830HJ020EG 8KB 256 Yes 8 SSOP 28-pin SF0830PJ020EG 8KB 256 Yes 8 QFN 28-pin SF0830PJ020EG 8KB 256 Yes 8 QFN 28-pin SF0831PJ020EG 8KB 256 Yes 0 SOIC 28-pin SF0831PJ020EG 8KB 256 Yes 0 QFN 28-pin SF0831PJ020EG 8KB 256 Yes 0 QFN 28-pin SF0831QJ020EG 8KB 256 Yes 7 SOIC 20-pin SF0430SH020SG 4KB 256 Yes 7 QFN 20-pin SF0430PH020SG 4KB 256 Yes 0 <td>Z8F0831PH020EG</td> <td>8KB</td> <td>256</td> <td>Yes</td> <td>0</td> <td>PDIP 20-pin</td>	Z8F0831PH020EG	8KB	256	Yes	0	PDIP 20-pin
SF0830HJ020EG 8KB 256 Yes 8 SSOP 28-pin SF0830PJ020EG 8KB 256 Yes 8 PDIP 28-pin SF0830QJ020EG 8KB 256 Yes 0 SOIC 28-pin SF0831SJ020EG 8KB 256 Yes 0 SOIC 28-pin SF0831PJ020EG 8KB 256 Yes 0 PDIP 28-pin SF0831PJ020EG 8KB 256 Yes 0 QFN 28-pin SF0831PJ020EG 8KB 256 Yes 0 QFN 28-pin SF0831QJ020EG 8KB 256 Yes 0 QFN 28-pin SF0831QJ020EG 8KB 256 Yes 0 QFN 28-pin SF0831QJ020EG 4KB 256 Yes 7 SOIC 20-pin SF0430SH020SG 4KB 256 Yes 7 SOIC 20-pin SF0430PH020SG 4KB 256 Yes 0 SOIC 20-pin SF0431SH020SG 4KB 256 Yes 0	Z8F0831QH020EG	8KB	256	Yes	0	QFN 20-pin
BF0830PJ020EG 8KB 256 Yes 8 PDIP 28-pin BF0830QJ020EG 8KB 256 Yes 0 SOIC 28-pin BF0831SJ020EG 8KB 256 Yes 0 SSOP 28-pin BF0831HJ020EG 8KB 256 Yes 0 PDIP 28-pin BF0831PJ020EG 8KB 256 Yes 0 QFN 28-pin BF0831QJ020EG 8KB 256 Yes 0 QFN 28-pin BF0431QJ020EG 4KB 256 Yes 7 SOIC 20-pin BF0430PH020SG 4KB 256 Yes 7 QFN 20-pin BF0431DH020SG 4KB 256 Yes 0 SOIC 20-pin BF0431HH020SG 4KB 256 Yes 0 </td <td>Z8F0830SJ020EG</td> <td>8KB</td> <td>256</td> <td>Yes</td> <td>8</td> <td>SOIC 28-pin</td>	Z8F0830SJ020EG	8KB	256	Yes	8	SOIC 28-pin
BF0830QJ020EG 8KB 256 Yes 8 QFN 28-pin BF0831SJ020EG 8KB 256 Yes 0 SOIC 28-pin BF0831HJ020EG 8KB 256 Yes 0 PDIP 28-pin BF0831PJ020EG 8KB 256 Yes 0 QFN 28-pin BF0831QJ020EG 8KB 256 Yes 7 SOIC 20-pin BF0430SH020SG 4KB 256 Yes 7 SOIC 20-pin BF0430QH020SG 4KB 256 Yes 0 SOIC 20-pin BF0431H020SG 4KB 256 Yes 0 SOIC 20-pin BF0431H020SG 4KB 256 Yes 0 <td>Z8F0830HJ020EG</td> <td>8KB</td> <td>256</td> <td>Yes</td> <td>8</td> <td>SSOP 28-pin</td>	Z8F0830HJ020EG	8KB	256	Yes	8	SSOP 28-pin
3F0831SJ020EG 8KB 256 Yes 0 SOIC 28-pin 3F0831HJ020EG 8KB 256 Yes 0 PDIP 28-pin 3F0831PJ020EG 8KB 256 Yes 0 QFN 28-pin 3F0831PJ020EG 8KB 256 Yes 0 QFN 28-pin 3F0831QJ020EG 8KB 256 Yes 0 QFN 28-pin 3F0831QJ020EG 8KB 256 Yes 0 QFN 28-pin 3F0831QJ020EG 8KB 256 Yes 0 QFN 28-pin 3F0430H020SG 4KB 256 Yes 7 SOIC 20-pin 3F0430PH020SG 4KB 256 Yes 7 QFN 20-pin 3F0430QH020SG 4KB 256 Yes 0 SOIC 20-pin 3F0431SH020SG 4KB 256 Yes 0 SOIC 20-pin 3F0431PH020SG 4KB 256 Yes 0 SOIC 20-pin 3F0431PH020SG 4KB 256 Yes 8 <td>Z8F0830PJ020EG</td> <td>8KB</td> <td>256</td> <td>Yes</td> <td>8</td> <td>PDIP 28-pin</td>	Z8F0830PJ020EG	8KB	256	Yes	8	PDIP 28-pin
SF0831HJ020EG 8KB 256 Yes 0 SSOP 28-pin 3F0831PJ020EG 8KB 256 Yes 0 PDIP 28-pin 3F0831QJ020EG 8KB 256 Yes 0 QFN 28-pin 3F0430Ph020SG 4KB 256 Yes 7 SOIC 20-pin 3F0430Ph020SG 4KB 256 Yes 7 QFN 20-pin 3F0430QH020SG 4KB 256 Yes 0 SOIC 20-pin 3F0431SH020SG 4KB 256 Yes 0 SOIC 20-pin 3F0431H020SG 4KB 256 Yes 0 SOIC 20-pin 3F0431H020SG 4KB 256 Yes 0 SOIC 20-pin 3F0431H020SG 4KB 256 Yes 0 <td>Z8F0830QJ020EG</td> <td>8KB</td> <td>256</td> <td>Yes</td> <td>8</td> <td>QFN 28-pin</td>	Z8F0830QJ020EG	8KB	256	Yes	8	QFN 28-pin
BEROBATP JO20EG 8KB 256 Yes 0 PDIP 28-pin BEROBATQ JO20EG 8KB 256 Yes 0 QFN 28-pin BEROOREL F0830 with 4KB Flash sandard Temperature: 0°C to 70°C sandard Temperature: 0°C to 70°C 7 SOIC 20-pin BE0430SH020SG 4KB 256 Yes 7 SOIC 20-pin BE0430PH020SG 4KB 256 Yes 7 SOP 20-pin BE0430PH020SG 4KB 256 Yes 7 QFN 20-pin BE0430PH020SG 4KB 256 Yes 7 QFN 20-pin BE0430PH020SG 4KB 256 Yes 0 SOIC 20-pin BE0431PH020SG 4KB 256 Yes 0 SOIC 20-pin BE0431PH020SG 4KB 256 Yes 0 SOIC 20-pin BE0431PH020SG 4KB 256 Yes 0 QFN 20-pin BE0431PH020SG 4KB 256 Yes 8 SOIC 28-pin BE0430SJ020SG 4KB	28F0831SJ020EG	8KB	256	Yes	0	SOIC 28-pin
BF0831QJ020EG 8KB 256 Yes 0 QFN 28-pin B Encore! F0830 with 4KB Flash	28F0831HJ020EG	8KB	256	Yes	0	SSOP 28-pin
Bencore! F0830 with 4KB Flash andard Temperature: 0°C to 70°C 3F0430SH020SG 4KB 256 Yes 7 SOIC 20-pin 3F0430H020SG 4KB 256 Yes 7 SOIC 20-pin 3F0430PH020SG 4KB 256 Yes 7 PDIP 20-pin 3F0430PH020SG 4KB 256 Yes 7 QFN 20-pin 3F0430QH020SG 4KB 256 Yes 7 QFN 20-pin 3F0431SH020SG 4KB 256 Yes 0 SOIC 20-pin 3F0431HH020SG 4KB 256 Yes 0 SOIP 20-pin 3F0431PH020SG 4KB 256 Yes 0 QFN 20-pin 3F0431PH020SG 4KB 256 Yes 0 QFN 20-pin 3F0430AJ020SG 4KB 256 Yes 8 SOIC 28-pin 3F0430AJ020SG 4KB 256 Yes 8 SOIC 28-pin 3F0430AJ020SG 4KB 256 Yes 0 <td>Z8F0831PJ020EG</td> <td>8KB</td> <td>256</td> <td>Yes</td> <td>0</td> <td>PDIP 28-pin</td>	Z8F0831PJ020EG	8KB	256	Yes	0	PDIP 28-pin
andard Temperature: 0°C to 70°C 3F0430SH020SG 4KB 256 Yes 7 SOIC 20-pin 3F0430H020SG 4KB 256 Yes 7 SSOP 20-pin 3F0430PH020SG 4KB 256 Yes 7 PDIP 20-pin 3F0430PH020SG 4KB 256 Yes 7 QFN 20-pin 3F0430QH020SG 4KB 256 Yes 0 SOIC 20-pin 3F0431SH020SG 4KB 256 Yes 0 SOIC 20-pin 3F0431HH020SG 4KB 256 Yes 0 SSOP 20-pin 3F0431PH020SG 4KB 256 Yes 0 QFN 20-pin 3F0431QH020SG 4KB 256 Yes 0 QFN 20-pin 3F0430SJ020SG 4KB 256 Yes 8 SOIC 28-pin 3F0430PJ020SG 4KB 256 Yes 8 QFN 28-pin 3F0430QJ020SG 4KB 256 Yes 0 SOIC 28-pin 3F0431SJ020SG <	8F0831QJ020EG	8KB	256	Yes	0	QFN 28-pin
3F0430SH020SG 4KB 256 Yes 7 SOIC 20-pin 3F0430HH020SG 4KB 256 Yes 7 SSOP 20-pin 3F0430PH020SG 4KB 256 Yes 7 PDIP 20-pin 3F0430PH020SG 4KB 256 Yes 7 QFN 20-pin 3F0430PH020SG 4KB 256 Yes 7 QFN 20-pin 3F0431SH020SG 4KB 256 Yes 0 SOIC 20-pin 3F0431PH020SG 4KB 256 Yes 0 SOIC 20-pin 3F0431PH020SG 4KB 256 Yes 0 SOIC 20-pin 3F0431PH020SG 4KB 256 Yes 0 QFN 20-pin 3F0431PH020SG 4KB 256 Yes 0 QFN 20-pin 3F0430J020SG 4KB 256 Yes 8 SOIC 28-pin 3F0430PJ020SG 4KB 256 Yes 8 QFN 28-pin 3F0430J020SG 4KB 256 Yes 0 SOIC 28-pin 3F0431SJ020SG 4KB 256 Yes <td< td=""><td>8 Encore! F0830 witl</td><td>h 4KB Flash</td><td>1</td><td></td><td></td><td></td></td<>	8 Encore! F0830 witl	h 4KB Flash	1			
BF0430HH020SG 4KB 256 Yes 7 SSOP 20-pin BF0430PH020SG 4KB 256 Yes 7 PDIP 20-pin BF0430QH020SG 4KB 256 Yes 7 QFN 20-pin BF0430QH020SG 4KB 256 Yes 7 QFN 20-pin BF0431SH020SG 4KB 256 Yes 0 SOIC 20-pin BF0431HH020SG 4KB 256 Yes 0 SSOP 20-pin BF0431PH020SG 4KB 256 Yes 0 SSOP 20-pin BF0431PH020SG 4KB 256 Yes 0 QFN 20-pin BF0430L002SG 4KB 256 Yes 0 QFN 20-pin BF0430L002SG 4KB 256 Yes 8 SOIC 28-pin BF0430DJ020SG 4KB 256 Yes 8 QFN 28-pin BF0430DJ020SG 4KB 256 Yes 0 SOIC 28-pin BF0431DJ020SG 4KB 256 Yes 0 <td>standard Temperatur</td> <td>e: 0°C to 70</td> <td>°C</td> <td></td> <td></td> <td></td>	standard Temperatur	e: 0°C to 70	°C			
BF0430PH020SG 4KB 256 Yes 7 PDIP 20-pin BF0430QH020SG 4KB 256 Yes 7 QFN 20-pin BF0431SH020SG 4KB 256 Yes 0 SOIC 20-pin BF0431SH020SG 4KB 256 Yes 0 SOIC 20-pin BF0431HH020SG 4KB 256 Yes 0 SSOP 20-pin BF0431PH020SG 4KB 256 Yes 0 PDIP 20-pin BF0431PH020SG 4KB 256 Yes 0 QFN 20-pin BF0431QH020SG 4KB 256 Yes 0 QFN 20-pin BF0430SJ020SG 4KB 256 Yes 8 SOIC 28-pin BF0430PJ020SG 4KB 256 Yes 8 PDIP 28-pin BF0431SJ020SG 4KB 256 Yes 0 SOIC 28-pin BF0431PJ020SG 4KB 256 Yes 0 SOIC 28-pin BF0431PJ020SG 4KB 256 Yes	28F0430SH020SG	4KB	256	Yes	7	SOIC 20-pin
BF0430QH020SG 4KB 256 Yes 7 QFN 20-pin BF0431SH020SG 4KB 256 Yes 0 SOIC 20-pin BF0431HH020SG 4KB 256 Yes 0 SSOP 20-pin BF0431PH020SG 4KB 256 Yes 0 PDIP 20-pin BF0431PH020SG 4KB 256 Yes 0 QFN 20-pin BF0431QH020SG 4KB 256 Yes 0 QFN 20-pin BF0430SJ020SG 4KB 256 Yes 0 QFN 20-pin BF0430HJ020SG 4KB 256 Yes 8 SOIC 28-pin BF0430PJ020SG 4KB 256 Yes 8 QFN 28-pin BF0430QJ020SG 4KB 256 Yes 0 SOIC 28-pin BF0431FJ020SG 4KB 256 Yes 0 SOIC 28-pin BF0431FJ020SG 4KB 256 Yes 0 SOIC 28-pin BF0431PJ020SG 4KB 256 Yes 0<	8F0430HH020SG	4KB	256	Yes	7	SSOP 20-pin
BF0431SH020SG 4KB 256 Yes 0 SOIC 20-pin BF0431HH020SG 4KB 256 Yes 0 SSOP 20-pin BF0431PH020SG 4KB 256 Yes 0 PDIP 20-pin BF0431PH020SG 4KB 256 Yes 0 QFN 20-pin BF0431QH020SG 4KB 256 Yes 0 QFN 20-pin BF0430SJ020SG 4KB 256 Yes 8 SOIC 28-pin BF0430HJ020SG 4KB 256 Yes 8 SSOP 28-pin BF0430DJ020SG 4KB 256 Yes 8 PDIP 28-pin BF0430QJ020SG 4KB 256 Yes 0 SOIC 28-pin BF0431DJ020SG 4KB 256 Yes 0 SOIC 28-pin BF0431HJ020SG 4KB 256 Yes 0 SOIC 28-pin BF0431HJ020SG 4KB 256 Yes 0 PDIP 28-pin BF0431PJ020SG 4KB 256 Yes <td< td=""><td>8F0430PH020SG</td><td>4KB</td><td>256</td><td>Yes</td><td>7</td><td>PDIP 20-pin</td></td<>	8F0430PH020SG	4KB	256	Yes	7	PDIP 20-pin
BF0431HH020SG 4KB 256 Yes 0 SSOP 20-pin BF0431PH020SG 4KB 256 Yes 0 PDIP 20-pin BF0431QH020SG 4KB 256 Yes 0 QFN 20-pin BF0430SJ020SG 4KB 256 Yes 0 QFN 20-pin BF0430SJ020SG 4KB 256 Yes 8 SOIC 28-pin BF0430HJ020SG 4KB 256 Yes 8 SOIP 28-pin BF0430QJ020SG 4KB 256 Yes 8 QFN 28-pin BF0430QJ020SG 4KB 256 Yes 8 QFN 28-pin BF0431SJ020SG 4KB 256 Yes 0 SOIC 28-pin BF0431HJ020SG 4KB 256 Yes 0 SOIP 28-pin BF0431HJ020SG 4KB 256 Yes 0 QFN 28-pin BF0431HJ020SG 4KB 256 Yes 0 QFN 28-pin BF0431QJ020SG 4KB 256 Yes 7 </td <td>8F0430QH020SG</td> <td>4KB</td> <td>256</td> <td>Yes</td> <td>7</td> <td>QFN 20-pin</td>	8F0430QH020SG	4KB	256	Yes	7	QFN 20-pin
BF0431PH020SG 4KB 256 Yes 0 PDIP 20-pin BF0431QH020SG 4KB 256 Yes 0 QFN 20-pin BF0430SJ020SG 4KB 256 Yes 8 SOIC 28-pin BF0430HJ020SG 4KB 256 Yes 8 SSOP 28-pin BF0430PJ020SG 4KB 256 Yes 8 PDIP 28-pin BF0430QJ020SG 4KB 256 Yes 8 QFN 28-pin BF0430QJ020SG 4KB 256 Yes 8 QFN 28-pin BF0431SJ020SG 4KB 256 Yes 0 SOIC 28-pin BF0431HJ020SG 4KB 256 Yes 0 SOIC 28-pin BF0431HJ020SG 4KB 256 Yes 0 PDIP 28-pin BF0431Q020SG 4KB 256 Yes 0 QFN 28-pin BF0431Q020SG 4KB 256 Yes 0 QFN 28-pin BF0430H020EG 4KB 256 Yes 7 <td>8F0431SH020SG</td> <td>4KB</td> <td>256</td> <td>Yes</td> <td>0</td> <td>SOIC 20-pin</td>	8F0431SH020SG	4KB	256	Yes	0	SOIC 20-pin
BF0431QH020SG 4KB 256 Yes 0 QFN 20-pin BF0430SJ020SG 4KB 256 Yes 8 SOIC 28-pin BF0430HJ020SG 4KB 256 Yes 8 SSOP 28-pin BF0430PJ020SG 4KB 256 Yes 8 PDIP 28-pin BF0430QJ020SG 4KB 256 Yes 8 QFN 20-pin BF0430QJ020SG 4KB 256 Yes 8 QFN 28-pin BF0431SJ020SG 4KB 256 Yes 0 SOIC 28-pin BF0431HJ020SG 4KB 256 Yes 0 SOIC 28-pin BF0431HJ020SG 4KB 256 Yes 0 SOIC 28-pin BF0431PJ020SG 4KB 256 Yes 0 PDIP 28-pin BF0431QJ020SG 4KB 256 Yes 0 QFN 28-pin BF0431QJ020SG 4KB 256 Yes 0 QFN 28-pin BF0430H020EG 4KB 256 Yes 7 SOIC 20-pin BF0430H020EG 4KB 256 Yes <td< td=""><td>8F0431HH020SG</td><td>4KB</td><td>256</td><td>Yes</td><td>0</td><td>SSOP 20-pin</td></td<>	8F0431HH020SG	4KB	256	Yes	0	SSOP 20-pin
BF0430SJ020SG 4KB 256 Yes 8 SOIC 28-pin BF0430HJ020SG 4KB 256 Yes 8 SSOP 28-pin BF0430PJ020SG 4KB 256 Yes 8 PDIP 28-pin BF0430QJ020SG 4KB 256 Yes 8 QFN 28-pin BF0430QJ020SG 4KB 256 Yes 8 QFN 28-pin BF0431SJ020SG 4KB 256 Yes 0 SOIC 28-pin BF0431HJ020SG 4KB 256 Yes 0 SOIC 28-pin BF0431HJ020SG 4KB 256 Yes 0 SSOP 28-pin BF0431PJ020SG 4KB 256 Yes 0 PDIP 28-pin BF0431QJ020SG 4KB 256 Yes 0 QFN 28-pin BF0430LQJ020SG 4KB 256 Yes 0 QFN 28-pin BF0430SH020EG 4KB 256 Yes 7 SOIC 20-pin BF0430HH020EG 4KB 256 Yes	8F0431PH020SG	4KB	256	Yes	0	PDIP 20-pin
BF0430HJ020SG 4KB 256 Yes 8 SSOP 28-pin BF0430PJ020SG 4KB 256 Yes 8 PDIP 28-pin BF0430QJ020SG 4KB 256 Yes 8 QFN 28-pin BF0431SJ020SG 4KB 256 Yes 0 SOIC 28-pin BF0431HJ020SG 4KB 256 Yes 0 SSOP 28-pin BF0431PJ020SG 4KB 256 Yes 0 SSOP 28-pin BF0431PJ020SG 4KB 256 Yes 0 PDIP 28-pin BF0431PJ020SG 4KB 256 Yes 0 QFN 28-pin BF0431QJ020SG 4KB 256 Yes 0 QFN 28-pin BF0431QJ020SG 4KB 256 Yes 0 QFN 28-pin BF0430H020EG 4KB 256 Yes 7 SOIC 20-pin BF0430H020EG 4KB 256 Yes 7 SOIC 20-pin BF0430HH020EG 4KB 256 Yes 7 SSOP 20-pin	8F0431QH020SG	4KB	256	Yes	0	QFN 20-pin
3F0430PJ020SG 4KB 256 Yes 8 PDIP 28-pin 3F0430QJ020SG 4KB 256 Yes 8 QFN 28-pin 3F0431SJ020SG 4KB 256 Yes 0 SOIC 28-pin 3F0431HJ020SG 4KB 256 Yes 0 SOIC 28-pin 3F0431HJ020SG 4KB 256 Yes 0 SSOP 28-pin 3F0431PJ020SG 4KB 256 Yes 0 PDIP 28-pin 3F0431QJ020SG 4KB 256 Yes 0 QFN 28-pin 3F0431QJ020SG 4KB 256 Yes 0 QFN 28-pin 3F0431QJ020SG 4KB 256 Yes 0 QFN 28-pin 3F0430H020EG 4KB 256 Yes 7 SOIC 20-pin 3F0430H020EG 4KB 256 Yes 7 SOIC 20-pin 3F0430HH020EG 4KB 256 Yes 7 SSOP 20-pin	8F0430SJ020SG	4KB	256	Yes	8	SOIC 28-pin
BF0430QJ020SG 4KB 256 Yes 8 QFN 28-pin BF0431SJ020SG 4KB 256 Yes 0 SOIC 28-pin BF0431HJ020SG 4KB 256 Yes 0 SSOP 28-pin BF0431PJ020SG 4KB 256 Yes 0 PDIP 28-pin BF0431QJ020SG 4KB 256 Yes 0 QFN 28-pin BF0431QJ020SG 4KB 256 Yes 0 QFN 28-pin BF0431QJ020SG 4KB 256 Yes 0 QFN 28-pin BF0430BH020EG 4KB 256 Yes 7 SOIC 20-pin BF0430HH020EG 4KB 256 Yes 7 SOIC 20-pin	8F0430HJ020SG	4KB	256	Yes	8	SSOP 28-pin
3F0431SJ020SG 4KB 256 Yes 0 SOIC 28-pin 3F0431HJ020SG 4KB 256 Yes 0 SSOP 28-pin 3F0431PJ020SG 4KB 256 Yes 0 PDIP 28-pin 3F0431QJ020SG 4KB 256 Yes 0 QFN 28-pin 3F0431QJ020SG 4KB 256 Yes 0 QFN 28-pin 3F0431QJ020SG 4KB 256 Yes 0 QFN 28-pin 3F0430H020EG 4KB 256 Yes 7 SOIC 20-pin 3F0430HH020EG 4KB 256 Yes 7 SSOP 20-pin	8F0430PJ020SG	4KB	256	Yes	8	PDIP 28-pin
BF0431HJ020SG 4KB 256 Yes 0 SSOP 28-pin BF0431PJ020SG 4KB 256 Yes 0 PDIP 28-pin BF0431QJ020SG 4KB 256 Yes 0 QFN 28-pin BF0431QJ020SG 4KB 256 Yes 0 QFN 28-pin BF0430SH020EG 4KB 256 Yes 7 SOIC 20-pin BF0430HH020EG 4KB 256 Yes 7 SSOP 20-pin	8F0430QJ020SG	4KB	256	Yes	8	QFN 28-pin
BF0431PJ020SG 4KB 256 Yes 0 PDIP 28-pin BF0431QJ020SG 4KB 256 Yes 0 QFN 28-pin attended Temperature: -40°C to 105°C 0 SOIC 20-pin BF0430SH020EG 4KB 256 Yes 7 BF0430HH020EG 4KB 256 Yes 7	8F0431SJ020SG	4KB	256	Yes	0	SOIC 28-pin
BF0431QJ020SG 4KB 256 Yes 0 QFN 28-pin Ktended Temperature: -40°C to 105°C Ves 7 SOIC 20-pin BF0430SH020EG 4KB 256 Yes 7 SOIC 20-pin BF0430HH020EG 4KB 256 Yes 7 SSOP 20-pin	8F0431HJ020SG	4KB	256	Yes	0	SSOP 28-pin
Ktended Temperature: -40°C to 105°C 3F0430SH020EG 4KB 256 Yes 7 SOIC 20-pin 3F0430HH020EG 4KB 256 Yes 7 SSOP 20-pin	8F0431PJ020SG	4KB	256	Yes	0	PDIP 28-pin
BF0430SH020EG 4KB 256 Yes 7 SOIC 20-pin BF0430HH020EG 4KB 256 Yes 7 SSOP 20-pin	8F0431QJ020SG	4KB	256	Yes	0	QFN 28-pin
3F0430HH020EG 4KB 256 Yes 7 SSOP 20-pin	Extended Temperatur	re: -40°C to	105°C			
	Z8F0430SH020EG	4KB	256	Yes	7	SOIC 20-pin
3F0430PH020EG 4KB 256 Yes 7 PDIP 20-pin	Z8F0430HH020EG	4KB	256	Yes	7	SSOP 20-pin
	Z8F0430PH020EG	4KB	256	Yes	7	PDIP 20-pin

Table 128. Z8 Encore! XP F0830 Series Ordering Matrix

Hex Address: F09

Table 139. Timer 1 Low Byte Register (T1L)

Bit	7	6	5	4	3	2	1	0		
Field		TL								
RESET	0	0	0	0	0	0	0	1		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Address	F09H									

Hex Address: F0A

Table 140. Timer 1 Reload High Byte Register (T1RH)

Bit	7	6	5	4	3	2	1	0		
Field		TRH								
RESET	1	1	1	1	1	1	1	1		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Address	FOAH									

Hex Address: F0B

Table 141. Timer 1 Reload Low Byte Register (T1RL)

Bit	7	6	5	4	3	2	1	0		
Field		TRL								
RESET	1	1	1	1	1	1	1	1		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Address		FOBH								

Hex Address: F0C

Table 142. Timer 1 PWM High Byte Register (T1PWMH)

Bit	7	6	5	4	3	2	1	0	
Field		PWMH							
RESET	0	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Address		FOCH							

Hex Address: FF8

Table 192. Flash Status Register (FSTAT)

Bit	7	6	5	4	3	2	1	0		
Field	Rese	erved			FS	FSTAT				
RESET	0	0	0	0	0	0	0	0		
R/W	R	R	R	R	R	R	R	R		
Address	FF8H									

Hex Address: FF9

The Flash Page Select Register is shared with the Flash Sector Protect Register.

Table 193. Flash Page Select Register (FPS)

Bit	7	6	5	4	3	2	1	0	
Field	INFO_EN		PAGE						
RESET	0	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Address		FF9H							

Table 194. Flash Sector Protect Register (FPROT)

Bit	7	6	5	4	3	2	1	0	
Field	SPROT7	SPROT6	SPROT5	SPROT4	SPROT3	SPROT2	SPROT1	SPROT0	
RESET	0	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Address		FF9H							

Hex Address: FFA

Table 195. Flash Frequency High Byte Register (FFREQH)

Bit	7	6	5	4	3	2	1	0		
Field		FFREQH								
RESET	0	0	0	0	0	0	0	0		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Address		FFAH								

watchdog timer reload upper byte (WDTU) 96 register file 14 register pair 165 register pointer 165 registers ADC channel 1 102 ADC data high byte 103 ADC data low bit 103, 104, 105 reset and stop mode characteristics 22 and stop mode recovery 21 carry flag 167 sources 23 **RET 169** return 169 RL 169 **RLC 169** rotate and shift instuctions 169 rotate left 169 rotate left through carry 169 rotate right 170 rotate right through carry 170 RP 165 RR 165, 170 rr 165 **RRC** 170

S

SBC 167 SCF 167, 168 second opcode map after 1FH 183 set carry flag 167, 168 set register pointer 168 shift right arithmatic 170 shift right logical 170 signal descriptions 11 software trap 169 source operand 165 SP 165 SRA 170 src 165 SRL 170 SRP 168 stack pointer 165 **STOP 168** stop mode 30, 168 stop mode recovery sources 26 using a GPIO port pin transition 27, 28 using watch-dog timer time-out 27 **SUB 167** subtract 167 subtract - extended addressing 167 subtract with carry 167 subtract with carry - extended addressing 167 **SUBX 167 SWAP 170** swap nibbles 170 symbols, additional 165

Т

Table 134. Power Consumption Reference Table 197 **TCM 167 TCMX 167** test complement under mask 167 test complement under mask - extended addressing 167 test under mask 167 test under mask - extended addressing 167 tiing diagram, voltage measurement 100 timer signals 11 timers 68 architecture 68 block diagram 69 capture mode 77, 78, 89, 90 capture/compare mode 81, 89 compare mode 79, 89 continuous mode 70, 89 counter mode 71, 72 counter modes 89 gated mode 80, 89 one-shot mode 69, 89 operating mode 69 PWM mode 74, 75, 89, 90 reading the timer count values 82