



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	eZ8
Core Size	8-Bit
Speed	20MHz
Connectivity	-
Peripherals	Brown-out Detect/Reset, LED, POR, PWM, WDT
Number of I/O	23
Program Memory Size	2KB (2K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	28-VQFN
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z8f0230qj020sg

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Warning: DO NOT USE THIS PRODUCT IN LIFE SUPPORT SYSTEMS.

LIFE SUPPORT POLICY

ZILOG'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF ZILOG CORPORATION.

As used herein

Life support devices or systems are devices which (a) are intended for surgical implant into the body or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

Document Disclaimer

©2012 Zilog, Inc. All rights reserved. Information in this publication concerning the devices, applications or technology described is intended to suggest possible uses and may be superseded. ZILOG, INC. DOES NOT ASSUME LIABILITY FOR OR PROVIDE A REPRESENTATION OF ACCURACY OF THE INFORMATION, DEVICES or TECHNOLOGY DESCRIBED IN THIS DOCUMENT. ZILOG ALSO DOES NOT ASSUME LIABILITY FOR INTELLECTUAL PROPERTY INFRINGEMENT RELATED IN ANY MANNER TO USE OF INFORMATION, DEVICES or TECHNOLOGY DESCRIBED HEREIN OR OTHERWISE. The information contained within this document has been verified according to the general principles of electrical and mechanical engineering.

Z8, Z8 Encore! and Z8 Encore! XP are trademarks or registered trademarks of Zilog, Inc. All other product or service names are the property of their respective owners.

Z8 Encore![®] F0830 Series Product Specification

xi

Figure 27.	Typical RC Oscillator Frequency as a Function of External Capacitance with a 45 k Ω Resistor
Figure 28.	Op Code Map Cell Description
Figure 29.	First Op Code Map
Figure 30.	Second Op Code Map after 1FH 183
Figure 31.	I_{CC} Versus System Clock Frequency (HALT Mode) 187
Figure 32.	I _{CC} Versus System Clock Frequency (NORMAL Mode) 188
Figure 33.	Port Input Sample Timing 195
Figure 34.	GPIO Port Output Timing 196
Figure 35.	On-Chip Debugger Timing 197
Figure 36.	Flash Current Diagram

1

Overview

Zilog's Z8 Encore! MCU family of products are the first in a line of Zilog microcontroller products based on the 8-bit eZ8 CPU. The Z8 Encore! F0830 Series products expand on Zilog's extensive line of 8-bit microcontrollers. The Flash in-circuit programming capability allows for faster development time and program changes in the field. The new eZ8 CPU is upward-compatible with existing Z8 CPU instructions. The rich peripheral set of Z8 Encore! F0830 Series makes it suitable for a variety of applications including motor control, security systems, home appliances, personal electronic devices and sensors.

Features

The key features of Z8 Encore! F0830 Series MCU include:

- 20MHz eZ8 CPU
- Up to 12KB Flash memory with in-circuit programming capability
- Up to 256B register RAM
- 64B Nonvolatile Data Storage (NVDS)
- Up to 25 I/O pins depending upon package
- Internal Precision Oscillator (IPO)
- External crystal oscillator
- Two enhanced 16-bit timers with capture, compare and PWM capability
- Watchdog Timer (WDT) with dedicated internal RC oscillator
- Single-pin, On-Chip Debugger (OCD)
- Optional 8-channel, 10-bit Analog-to-Digital Converter (ADC)
- On-chip analog comparator
- Up to 17 interrupt sources
- Voltage Brown-Out (VBO) protection
- Power-On Reset (POR)
- 2.7V to 3.6V operating voltage
- Up to thirteen 5 V-tolerant input pins
- 20- and 28-pin packages
- 0°C to +70°C standard temperature range and -40°C to +105°C extended temperature operating ranges

Block Diagram

Figure 1 displays a block diagram of the Z8 Encore! F0830 Series architecture.



Figure 1. Z8 Encore! F0830 Series Block Diagram

Architecture

Figure 8 displays a simplified block diagram of a GPIO port pin. In this figure, the ability to accommodate alternate functions and variable port current drive strength is not displayed.





GPIO Alternate Functions

Many of the GPIO port pins can be used for general purpose input/output and access to onchip peripheral functions such as the timers and serial communication devices. The Port A–D Alternate Function subregisters configure these pins for either GPIO or Alternate function operation. When a pin is configured for Alternate function, control of the port pin direction (input/output) is passed from the Port A–D data direction registers to the Alternate function assigned to this pin. <u>Table 16</u> on page 36 lists the alternate functions possible with each port pin. The alternate function associated at a pin is defined through Alternate Function subregisters AFS1 and AFS2.

The crystal oscillator functionality is not controlled by the GPIO block. When the crystal oscillator is enabled in the oscillator control block, the GPIO functionality of PA0 and PA1 is overridden. In that case, pins PA0 and PA1 functions as input and output for the crystal oscillator.

Port A–D Output Control Subregisters

The Port A–D Output Control Subregister, shown in Table 23, is accessed through the Port A–D Control Register by writing 03H to the Port A–D Address Register. Setting the bits in the Port A–D Output Control subregisters to 1 configures the specified port pins for opendrain operation. These subregisters affect the pins directly and, as a result, alternate functions are also affected.

Bit	7	6	5	4	3	2	1	0
Field	POC7	POC6	POC5	POC4	POC3	POC2	POC1	POC0
RESET	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Address	If 03H ir	If 03H in Port A–D Address Register, accessible through the Port A–D Control Register						

Table 23. Port A–D Output Control Subregisters (PxOC)

Bit Description

[7:0] Port Output Control
 POCx These bits function independently of the Alternate function bit and always disable the drains, if set to 1.
 0 = The drains are enabled for any OUTPUT Mode (unless overridden by the Alternate function).
 1 = The drain of the associated pin is disabled (OPEN-DRAIN mode).

Note: x indicates the specific GPIO port pin number (7–0).

Port A–D Alternate Function Set 1 Subregisters

The Port A–D Alternate Function Set 1 Subregister, shown in Table 27, is accessed through the Port A–D Control Register by writing 07H to the Port A–D Address Register. The Alternate Function Set 1 subregisters select the alternate function available at a port pin. Alternate functions selected by setting or clearing bits in this register are defined in the <u>GPIO Alternate Functions</u> section on page 34.

Note:Alternate function selection on the port pins must also be enabled, as described in the PortA-D Alternate Function Subregisters section on page 42.

Bit	7	6	5	4	3	2	1	0
Field	PAFS17	PAFS16	PAFS15	PAFS14	PAFS13	PAFS12	PAFS11	PAFS10
RESET	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Address	If 07H in Port A–D Address Register, accessible through the Port A–D Control Register							

Table 27. Port A–D Alternate Function Set 1 Subregisters (PxAFS1)

Bit Description

[7:0] Port Alternate Function Set 1

PAFS1x 0 = Port Alternate function selected as defined in Table 16 in GPIO Alternate Functions section.

> 1 = Port Alternate function selected as defined in Table 16 in GPIO Alternate Functions section.

Note: x indicates the specific GPIO port pin number (7–0).

Interrupt Control Register

The Interrupt Control (IRQCTL) Register, shown in Table 49, contains the master enable bit for all interrupts.

Bit	7	6	5	4	3	2	1	0
Field	IRQE		Reserved					
RESET	0	0	0	0	0	0	0	0
R/W	R/W	R	R	R	R	R	R	R
Address	FCFH							

Table 49. Interrupt Control Register (IRQCTL)

Bit	Description
[7] IRQE	 Interrupt Request Enable This bit is set to 1 by executing an Enable Interrupts (EI) or Interrupt Return (IRET) instruction or by a direct register write of 1 to this bit. It is reset to 0 by executing a DI instruction, eZ8 CPU acknowledgement of an interrupt request, reset, or by a direct register write of a 0 to this bit. 0 = Interrupts are disabled. 1 = Interrupts are enabled.
[6:0]	Reserved These registers are reserved and must be programmed to 0000000.

PWM Output High Time Ratio (%) = $\frac{\text{Reload Value} - \text{PWM Value}}{\text{Reload Value}} \times 100$

If TPOL is set to 1, the ratio of the PWM output high time to the total period is represented by:

PWM Output High Time Ratio (%) =
$$\frac{PWM \text{ Value}}{\text{Reload Value}} \times 100$$

CAPTURE Mode

In CAPTURE Mode, the current timer count value is recorded when the appropriate external timer input transition occurs. The capture count value is written to the timer PWM High and Low Byte registers. The timer input is the system clock. The TPOL bit in the Timer Control Register determines if the capture occurs on a rising edge or a falling edge of the timer input signal.

When the capture event occurs, an interrupt is generated and the timer continues counting. The INPCAP bit in the TxCTL1 Register is set to indicate the timer interrupt because of an input capture event.

The timer continues counting up to the 16-bit reload value stored in the Timer Reload High and Low Byte registers. Upon reaching the reload value, the timer generates an interrupt and continues counting. The INPCAP bit in the TxCTL1 Register clears, indicating that the timer interrupt has not occurred because of an input capture event.

Observe the following steps for configuring a timer for CAPTURE Mode and initiating the count:

- 1. Write to the Timer Control Register to:
 - Disable the timer
 - Configure the timer for CAPTURE Mode
 - Set the prescale value
 - Set the capture edge (rising or falling) for the timer input
- 2. Write to the Timer High and Low Byte registers to set the starting count value (typically 0001H).
- 3. Write to the Timer Reload High and Low Byte registers to set the reload value.
- 4. Clear the timer PWM High and Low Byte registers to 0000H. Clearing these registers allows user software to determine if interrupts were generated either by a capture event or by a reload. If the PWM High and Low Byte registers still contain 0000H after the interrupt, the interrupt were generated by a reload.

Analog-to-Digital Converter

The Z8 Encore! MCU includes an eight-channel Successive Approximation Register (SAR) Analog-to-Digital Converter (ADC). The ADC converts an analog input signal to a 10-bit binary number. The features of the SAR ADC include:

- Eight analog input sources multiplexed with general purpose I/O ports
- Fast conversion time, less than 11.9µs
- Programmable timing controls
- Interrupt on conversion complete
- Internal voltage reference generator
- Ability to select external reference voltage
- When configuring an ADC using external $V_{\text{REF}}, \text{PB5}$ is used as V_{REF} in the 28-pin package

Architecture

The ADC architecture, displayed in Figure 11, consists of an 8-input multiplexer, sampleand-hold amplifier and 10-bit SAR ADC. The ADC digitizes the signal on a selected channel and stores the digitized data in the ADC data registers. In an environment with high electrical noise, an external RC filter must be added at the input pins to reduce highfrequency noise.

 $T_{CONV} = T_{S/H} + T_{CON}$ $T_{CONV} = T_S + T_H + 13 * SCLK * 16$

where:

$$\begin{split} & \text{SCLK} = \text{System Clock} \\ & \text{T}_{\text{CONV}} = \text{Total conversion time} \\ & \text{T}_{\text{S}} = \text{Sample time} (\text{SCLK} * \text{ADCST}) \\ & \text{T}_{\text{CON}} = \text{Conversion time} (13 * \text{SCLK} * 16) \\ & \text{T}_{\text{H}} = \text{Hold time} (\text{SCLK} * \text{ADCSST}) \\ & \text{DIV} = 16 (\text{fixed to divide by 16 for F0830 Series products}) \end{split}$$

Example: For an F0830 Series MCU running @ 20MHz:

$$\begin{split} T_{CONV} &= 1 \mu s + 0.5 \mu s + 13 * SCLK * DIV \\ T_{CONV} &= 1 \mu s + 0.5 \mu s + 13 * (1/20 \text{ MHz}) * 16 = 11.9 \mu s \end{split}$$

Flash Status Register

The Flash Status Register indicates the current state of the Flash Controller. This register can be read at any time. The read-only Flash Status Register shares its register file address with the write-only Flash Control Register.

Bit	7	6	5	4	3	2	1	0	
Field	Reserved		FSTAT						
RESET	0	0	0	0	0	0	0	0	
R/W	R	R	R	R	R	R	R	R	
Address		FF8H							

Table 73. Flash Status Register (FSTAT)

Bit	Description					
[7:6]	Reserved					
	These bits are reserved and must be programmed to 00.					
[5:0]	Flash Controller Status					
FSTAT	000000 = Flash Controller locked.					
	000001 = First unlock command received (73H written).					
	000010 = Second unlock command received (8CH written).					
	000011 = Flash Controller unlocked.					
	000100 = Sector protect register selected.					
	001xxx = Program operation in progress.					
	010xxx = Page Erase operation in progress.					
	100xxx = Mass Erase operation in progress.					

Note: The bit values used in Table 85 are set at the factory; no calibration is required.

Table 86. Trim Option Bits at 0002H (TIPO)

Bit	7	6	5	4	3	2	1	0
Field		IPO_TRIM						
RESET		U						
R/W		R/W						
Address	Information Page Memory 0022H							
Note: U = Unchanged by Reset. R/W = Read/Write.								

Bit	Description
[7:0]	Internal Precision Oscillator Trim Byte
IPO_TRIM	Contains trimming bits for the Internal Precision Oscillator.

Note: The bit values used in Table 86 are set at the factory; no calibration is required.

Table 87. Trim Option Bits at 0003H (TVBO)

Bit	7	6	5	4	3	2	1	0
Field	Reserved				Reserved	VBO_TRIM		
RESET	U				U	1	0	0
R/W	R/W				R/W		R/W	
Address	Information Page Memory 0023H							
Note: U = Unchanged by Reset. R/W = Read/Write.								

Bit	Description
[7:3]	Reserved These bits are reserved and must be programmed to 11111.
[2] VBO_TRIM	VBO Trim Values Contains factory-trimmed values for the oscillator and the VBO.

>

On-Chip Debugger

The Z8 Encore! devices contain an integrated On-Chip Debugger (OCD) that provides the following advanced debugging features:

- Reading and writing of the register file
- Reading and writing of program and data memory
- Setting of breakpoints and watchpoints
- Executing eZ8 CPU instructions

Architecture

The On-Chip Debugger consists of four primary functional blocks: transmitter, receiver, autobaud detector/generator and debug controller. Figure 20 displays the architecture of the On-Chip Debugger.



Figure 20. On-Chip Debugger Block Diagram

OCD Status Register

The OCD Status Register reports status information about the current state of the debugger and the system.

Bit	7	6	5	4	3	2	1	0	
Field	DBG	HALT	FRPENB	Reserved					
RESET	0	0	0	0	0	0	0	0	
R/W	R	R	R	R	R	R	R	R	
Bit	Descriptio	n							

Bit	Description
[7] DBG	Debug Status 0 = NORMAL Mode. 1 = DEBUG Mode.
[6] HALT	HALT Mode 0 = Not in HALT Mode. 1 = In HALT Mode.
[5] FRPENB	Flash Read Protect Option Bit Enable 0 = FRP bit enabled, that allows disabling of many OCD commands. 1 = FRP bit has no effect.
[4:0]	Reserved These bits are reserved and must be programmed to 00000.

General Purpose I/O Port Output Timing



Figure 34 and Table 125 provide timing information for the GPIO port pins.

Figure 34	. GPIO	Port	Output	Timing
-----------	--------	------	--------	--------

			y (ns)
Parameter	Abbreviation	Minimum	Maximum
GPIO Port I	Pins		
T ₁	XIN Rise to Port Output Valid Delay	_	15
T ₂	XIN Rise to Port Output Hold Time	2	-

Table 125. GPIO Port Output Timing

Part Number	Flash	RAM	NVDS	ADC Channels	Description
Z8F0831HH020EG	8KB	256	Yes	0	SSOP 20-pin
Z8F0831PH020EG	8KB	256	Yes	0	PDIP 20-pin
Z8F0831QH020EG	8KB	256	Yes	0	QFN 20-pin
Z8F0830SJ020EG	8KB	256	Yes	8	SOIC 28-pin
Z8F0830HJ020EG	8KB	256	Yes	8	SSOP 28-pin
Z8F0830PJ020EG	8KB	256	Yes	8	PDIP 28-pin
Z8F0830QJ020EG	8KB	256	Yes	8	QFN 28-pin
Z8F0831SJ020EG	8KB	256	Yes	0	SOIC 28-pin
Z8F0831HJ020EG	8KB	256	Yes	0	SSOP 28-pin
Z8F0831PJ020EG	8KB	256	Yes	0	PDIP 28-pin
Z8F0831QJ020EG	8KB	256	Yes	0	QFN 28-pin
Z8 Encore! F0830 with	4KB Flash	1			
Standard Temperature	: 0°C to 70	°C			
Z8F0430SH020SG	4KB	256	Yes	7	SOIC 20-pin
Z8F0430HH020SG	4KB	256	Yes	7	SSOP 20-pin
Z8F0430PH020SG	4KB	256	Yes	7	PDIP 20-pin
Z8F0430QH020SG	4KB	256	Yes	7	QFN 20-pin
Z8F0431SH020SG	4KB	256	Yes	0	SOIC 20-pin
Z8F0431HH020SG	4KB	256	Yes	0	SSOP 20-pin
Z8F0431PH020SG	4KB	256	Yes	0	PDIP 20-pin
Z8F0431QH020SG	4KB	256	Yes	0	QFN 20-pin
Z8F0430SJ020SG	4KB	256	Yes	8	SOIC 28-pin
Z8F0430HJ020SG	4KB	256	Yes	8	SSOP 28-pin
Z8F0430PJ020SG	4KB	256	Yes	8	PDIP 28-pin
Z8F0430QJ020SG	4KB	256	Yes	8	QFN 28-pin
Z8F0431SJ020SG	4KB	256	Yes	0	SOIC 28-pin
Z8F0431HJ020SG	4KB	256	Yes	0	SSOP 28-pin
Z8F0431PJ020SG	4KB	256	Yes	0	PDIP 28-pin
Z8F0431QJ020SG	4KB	256	Yes	0	QFN 28-pin
Extended Temperature	: -40°C to	105°C			
Z8F0430SH020EG	4KB	256	Yes	7	SOIC 20-pin
Z8F0430HH020EG	4KB	256	Yes	7	SSOP 20-pin
Z8F0430PH020EG	4KB	256	Yes	7	PDIP 20-pin

Table 128. Z8 Encore! XP F0830 Series Ordering Matrix

Part Number	Flash	RAM	NVDS	ADC Channels	Description
Z8F0430QH020EG	4KB	256	Yes	7	QFN 20-pin
Z8F0431SH020EG	4KB	256	Yes	0	SOIC 20-pin
Z8F0431HH020EG	4KB	256	Yes	0	SSOP 20-pin
Z8F0431PH020EG	4KB	256	Yes	0	PDIP 20-pin
Z8F0431QH020EG	4KB	256	Yes	0	QFN 20-pin
Z8F0430SJ020EG	4KB	256	Yes	8	SOIC 28-pin
Z8F0430HJ020EG	4KB	256	Yes	8	SSOP 28-pin
Z8F0430PJ020EG	4KB	256	Yes	8	PDIP 28-pin
Z8F0430QJ020EG	4KB	256	Yes	8	QFN 28-pin
Z8F0431SJ020EG	4KB	256	Yes	0	SOIC 28-pin
Z8F0431HJ020EG	4KB	256	Yes	0	SSOP 28-pin
Z8F0431PJ020EG	4KB	256	Yes	0	PDIP 28-pin
Z8F0431QJ020EG	4KB	256	Yes	0	QFN 28-pin
Z8 Encore! F0830 with	a 2KB Flash				
Standard Temperature	e: 0°C to 70°	°C			
Z8F0230SH020SG	2KB	256	Yes	7	SOIC 20-pin
Z8F0230HH020SG	2KB	256	Yes	7	SSOP 20-pin
Z8F0230PH020SG	2KB	256	Yes	7	PDIP 20-pin
Z8F0230QH020SG	2KB	256	Yes	7	QFN 20-pin
Z8F0231SH020SG	2KB	256	Yes	0	SOIC 20-pin
Z8F0231HH020SG	2KB	256	Yes	0	SSOP 20-pin
Z8F0231PH020SG	2KB	256	Yes	0	PDIP 20-pin
Z8F0231QH020SG	2KB	256	Yes	0	QFN 20-pin
Z8F0230SJ020SG	2KB	256	Yes	8	SOIC 28-pin
Z8F0230HJ020SG	2KB	256	Yes	8	SSOP 28-pin
Z8F0230PJ020SG	2KB	256	Yes	8	PDIP 28-pin
Z8F0230QJ020SG	2KB	256	Yes	8	QFN 28-pin
Z8F0231SJ020SG	2KB	256	Yes	0	SOIC 28-pin
Z8F0231HJ020SG	2KB	256	Yes	0	SSOP 28-pin
Z8F0231PJ020SG	2KB	256	Yes	0	PDIP 28-pin
Z8F0231QJ020SG	2KB	256	Yes	0	QFN 28-pin

Table 128. Z8 Encore! XP F0830 Series Ordering Matrix

Z8 Encore![®] F0830 Series Product Specification

Hex Addresses: FC9–FCC

This address range is reserved.

Hex Address: FCD

Table 166. Interrupt Edge Select Register (IRQES)

Bit	7	6	5	4	3	2	1	0	
Field	IES7	IES6	IES5	IES4	IES3	IES2	IES1	IES0	
RESET	0	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Address		FCDH							

Hex Address: FCE

Table 167. Shared Interrupt Select Register (IRQSS)

Bit	7	6	5	4	3	2	1	0		
Field	Reserved	PA6CS		Reserved						
RESET	0	0	0	0	0	0	0	0		
R/W	R/W	R/W	R/W	R/W R/W R/W R/W R/W						
Address		FCEH								

Hex Address: FCF

Table 168. Interrupt Control Register (IRQCTL)

Bit	7	6	5	4	3	2	1	0	
Field	IRQE		Reserved						
RESET	0	0	0	0	0	0	0	0	
R/W	R/W	R	R	R	R	R	R	R	
Address				FC	FH				

Hex Address: FF1

Table 186. Watchdog Timer Reload Upper Byte Register (WDTU)

Bit	7	6	5	4	3	2	1	0	
Field	WDTU								
RESET	0	0 0 0 0 0 0 0 0							
R/W	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	
Address	FF1H								
Note: *Rea	ad returns the	current WD	count value:	write sets the	e appropriate	reload value.			

Hex Address: FF2

Table 187. Watchdog Timer Reload High Byte Register (WDTH)

Bit	7	6	5	4	3	2	1	0		
Field	WDTH									
RESET	0	0	0	0	0	1	0	0		
R/W	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*		
Address	s FF2H									
Note: *Rea	Note: *Read returns the current WDT count value; write sets the appropriate reload value.									

Hex Address: FF3

Table 188. Watchdog Timer Reload Low Byte Register (WDTL)

Bit	7	6	5	4	3	2	1	0		
Field	WDTL									
RESET	0	0	0	0	0	0	0	0		
R/W	R/W*									
Address	FF3H									
Note: *Read returns the current WDT count value; write sets the appropriate reload value.										

Hex Addresses: FF4–FF5

This address range is reserved.

Hex Address: FFB

Table 196. Flash Frequency Low Byte Register (FFREQL)

Bit	7	6	5	4	3	2	1	0		
Field	FFREQL									
RESET	0									
R/W	R/W									
Address	FFBH									