# E·XFL



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	eZ8
Core Size	8-Bit
Speed	20MHz
Connectivity	-
Peripherals	Brown-out Detect/Reset, LED, POR, PWM, WDT
Number of I/O	17
Program Memory Size	2KB (2K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SSOP (0.209", 5.30mm Width)
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z8f0231hh020sg

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# List of Tables

Table 1.	Z8 Encore! F0830 Series Family Part Selection Guide 2
Table 2.	Acronyms and Expansions 6
Table 3.	Z8 Encore! F0830 Series Package Options 7
Table 4.	Signal Descriptions 11
Table 5.	Pin Characteristics (20- and 28-pin Devices) 13
Table 6.	Z8 Encore! F0830 Series Program Memory Maps 15
Table 7.	Z8 Encore! F0830 Series Flash Memory Information Area Map 16
Table 8.	Register File Address Map 17
Table 9.	Reset and Stop Mode Recovery Characteristics and Latency 22
Table 10.	Reset Sources and Resulting Reset Type 23
Table 11.	Stop Mode Recovery Sources and Resulting Action 27
Table 12.	POR Indicator Values
Table 13.	Reset Status Register (RSTSTAT) 29
Table 14.	Power Control Register 0 (PWRCTL0) 32
Table 15.	Port Availability by Device and Package Type
Table 16.	Port Alternate Function Mapping
Table 17.	GPIO Port Registers and Subregisters
Table 18.	Port A–D GPIO Address Registers (PxADDR) 40
Table 19.	Port Control Subregister Access 40
Table 20.	Port A–D Control Registers (PxCTL) 41
Table 21.	Port A–D Data Direction Subregisters (PxDD) 41
Table 22.	Port A–D Alternate Function Subregisters (PxAF)
Table 23.	Port A–D Output Control Subregisters (PxOC) 43
Table 24.	Port A–D High Drive Enable Subregisters (PxHDE)
Table 25.	Port A–D Stop Mode Recovery Source Enable Subregisters (PxSMRE) 45
Table 26.	Port A–D Pull-Up Enable Subregisters (PxPUE)
Table 27.	Port A–D Alternate Function Set 1 Subregisters (PxAFS1) 47
Table 28.	Port A–D Alternate Function Set 2 Subregisters (PxAFS2)

Table 89.	Trim Option Bits at 0006H (TCLKFLT) 132
Table 90.	ClkFlt Delay Control Definition
Table 91.	Write Status Byte 135
Table 92.	Read Status Byte
Table 93.	NVDS Read Time
Table 94.	OCD Baud-Rate Limits
Table 95.	On-Chip Debugger Command Summary 144
Table 96.	OCD Control Register (OCDCTL) 149
Table 97.	OCD Status Register (OCDSTAT) 150
Table 98.	Oscillator Configuration and Selection 152
Table 99.	Oscillator Control Register (OSCCTL) 154
Table 100.	Recommended Crystal Oscillator Specifications 158
Table 101.	Assembly Language Syntax Example 1 163
Table 102.	Assembly Language Syntax Example 2 164
Table 103.	Notational Shorthand
Table 104.	Additional Symbols 165
Table 105.	Arithmetic Instructions
Table 106.	Bit Manipulation Instructions 167
Table 107.	Block Transfer Instructions
Table 108.	CPU Control Instructions
Table 109.	Load Instructions
Table 110.	Rotate and Shift Instructions
Table 111.	Logical Instructions
Table 112.	Program Control Instructions 169
Table 113.	eZ8 CPU Instruction Summary 171
Table 114.	Op Code Map Abbreviations
Table 115.	Absolute Maximum Ratings
Table 116.	DC Characteristics
Table 117.	AC Characteristics
Table 118.	Power-On Reset and Voltage Brown-Out Electrical Characteristics and Tim- ing 190

# **Program Memory**

The eZ8 CPU supports 64KB of program memory address space. The Z8 Encore! F0830 Series devices contain 1KB to 12KB of on-chip Flash memory in the program memory address space, depending on the device. Reading from program memory addresses outside the available Flash memory address range returns FFH. Writing to these unimplemented program memory addresses produces no effect. Table 6 shows a program memory map for the Z8 Encore! F0830 Series products.

Program Memory Address (He	ex) Function
Z8F0830 and Z8F0831 Produc	sts
0000–0001	Flash Option Bits
0002–0003	Reset Vector
0004–003D	Interrupt Vectors*
003E-1FFF	Program Memory
Z8F0430 and Z8F0431 Produc	cts
0000–0001	Flash Option Bits
0002–0003	Reset Vector
0004–003D	Interrupt Vectors*
003E-0FFF	Program Memory
Z8F0130 and Z8F0131 Produc	cts
0000–0001	Flash Option Bits
0002–0003	Reset Vector
0004–003D	Interrupt Vectors*
003E-03FF	Program Memory
Z8F0230 and Z8F0231 Produc	cts
0000–0001	Flash Option Bits
0002–0003	Reset Vector
0004–003D	Interrupt Vectors*
003E-07FF	Program Memory
Note: *See Table 34 on page 54 for	or a list of interrupt vectors.

Table 6. Z8	Encore!	F0830	Series	Program	Memory	Maps
-------------	---------	-------	--------	---------	--------	------

Address (Hex)	Register Description	Mnemonic	Reset (Hex)	Page No.
Analog-to-Digita	l Converter (ADC, cont'd)			
F73	ADC data low bits	ADCD_L	XX	103
F74	ADC sample settling time	ADCSST	0F	104
F75	ADC sample time	ADCST	3F	105
F76	Reserved	_	XX	
F77–F7F	Reserved	_	XX	
Low Power Cont	rol			
F80	Power control 0	PWRCTL0	88	32
F81	Reserved	_	XX	
LED Controller				
F82	LED drive enable	LEDEN	00	51
F83	LED drive level high	LEDLVLH	00	51
F84	LED drive level low	LEDLVLL	00	52
F85	Reserved	_	XX	
Oscillator Contro	ol			
F86	Oscillator control	OSCCTL	A0	154
F87–F8F	Reserved	—	XX	
Comparator 0				
F90	Comparator 0 control	CMP0	14	107
F91–FBF	Reserved	_	XX	
Interrupt Contro	ller			
FC0	Interrupt request 0	IRQ0	00	58
FC1	IRQ0 enable high bit	IRQ0ENH	00	61
FC2	IRQ0 enable low Bit	IRQ0ENL	00	61
FC3	Interrupt request 1	IRQ1	00	59
FC4	IRQ1 enable high bit	IRQ1ENH	00	62
FC5	IRQ1 enable low bit	IRQ1ENL	00	63
FC6	Interrupt request 2	IRQ2	00	60
FC7	IRQ2 enable high bit	IRQ2ENH	00	64
FC8	IRQ2 enable low bit	IRQ2ENL	00	64
FC9–FCC	Reserved		XX	
FCD	Interrupt edge select	IRQES	00	66

### Table 8. Register File Address Map (Continued)

Note: XX = Undefined.

			<b>–</b>	
Address (Hex)	Register Description	Mnemonic	Reset (Hex)	Page No.
Interrupt Contro	oller (cont'd)			
FCE	Shared interrupt select	IRQSS	00	66
FCF	Interrupt control	IRQCTL	00	67
GPIO Port A				
FD0	Port A address	PAADDR	00	39
FD1	Port A control	PACTL	00	41
FD2	Port A input data	PAIN	XX	41
FD3	Port A output data	PAOUT	00	41
GPIO Port B				
FD4	Port B address	PBADDR	00	39
FD5	Port B control	PBCTL	00	41
FD6	Port B input data	PBIN	XX	41
FD7	Port B output data	PBOUT	00	41
GPIO Port C				
FD8	Port C address	PCADDR	00	39
FD9	Port C control	PCCTL	00	41
FDA	Port C input data	PCIN	XX	41
FDB	Port C output data	PCOUT	00	41
GPIO Port D				
FDC	Port D address	PDADDR	00	39
FDD	Port D control	PDCTL	00	41
FDE	Reserved	_	XX	
FDF	Port D output data	PDOUT	00	41
FE0-FEF	Reserved	—	XX	
Watchdog Time	r (WDT)			
FF0	Reset status	RSTSTAT	XX	95
	Watchdog Timer control	WDTCTL	XX	95
FF1	Watchdog Timer reload upper byte	WDTU	FF	96
FF2	Watchdog Timer reload high byte	WDTH	FF	96
FF3	Watchdog Timer reload low byte	WDTL	FF	97
FF4–FF5	Reserved	—	XX	

### Table 8. Register File Address Map (Continued)

Note: XX = Undefined.

# Reset and Stop Mode Recovery

The reset controller in the Z8 Encore! F0830 Series controls RESET and Stop Mode Recovery operations. In a typical operation, the following events can cause a reset:

- Power-On Reset (POR)
- Voltage Brown-Out (VBO)
- Watchdog Timer time-out (when configured by the WDT\_RES Flash option bit to initiate a reset)
- External RESET pin assertion (when the alternate RESET function is enabled by the GPIO register)
- On-Chip Debugger initiated reset (OCDCTL[0] set to 1)

When the device is in STOP Mode, a Stop Mode Recovery event is initiated by either of the following occurrences:

- A Watchdog Timer time-out
- A GPIO port input pin transition on an enabled Stop Mode Recovery source

The VBO circuitry on the device generates a VBO reset when the supply voltage drops below a minimum safe level.

### **Reset Types**

The Z8 Encore! F0830 Series provides different types of Reset operations. Stop Mode Recovery is considered a form of reset. Table 9 lists the types of resets and their operating characteristics. The duration of a system reset is longer if the external crystal oscillator is enabled by the Flash option bits; the result is additional time for oscillator startup.

Port	Pin	Mnemonic	Alternate Function Description	Alternate Function Set Register AFS1
Port C <sup>3</sup>	PC0	Reserved		AFS1[0]: 0
		ANA4/CINP	ADC or comparator input	AFS1[0]: 1
	PC1	Reserved		AFS1[1]: 0
		ANA5/CINN	ADC or comparator input	AFS1[1]: 1
	PC2	Reserved		AFS1[2]: 0
		ANA6	ADC analog input	AFS1[2]: 1
PC3	PC3	COUT	Comparator output	AFS1[3]: 0
		Reserved		AFS1[3]: 1
	PC4	Reserved		AFS1[4]: 0
				AFS1[4]: 1
	PC5	Reserved		AFS1[5]: 0
				AFS1[5]: 1
	PC6	Reserved		AFS1[6]: 0
				AFS1[6]: 1
	PC7	Reserved		AFS1[7]: 0
				AFS1[7]: 1
Port D <sup>1</sup>	PD0	RESET	Default to be Reset function	N/A

#### Table 16. Port Alternate Function Mapping (Continued)

Notes:

- Because there is only a single alternate function for each Port A and Port D (PD0) pin, the Alternate Function Set registers are not implemented for Port A and Port D (PD0). Enabling alternate function selections (as described in the <u>Port A–D Alternate Function Subregisters</u> section on page 42) automatically enables the associated alternate function.
- Because there are at most two choices of alternate functions for any Port B pin, the AFS2 Alternate Function Set Register is implemented but is not used to select the function. Additionally, alternate function selection (as described in the <u>Port A–D Alternate Function Subregisters</u> section on page 42) must also be enabled.
- Because there are at most two choices of alternate functions for any Port C pin, the AFS2 Alternate Function Set Register is implemented but is not used to select the function. Additionally, alternate function selection (as described in the <u>Port A–D Alternate Function Subregisters</u> section on page 42) must also be enabled.

### 39

### **GPIO Interrupts**

Many of the GPIO port pins can be used as interrupt sources. Some port pins can be configured to generate an interrupt request on either the rising edge or falling edge of the input pin signal. Other port pin interrupt sources, generate an interrupt when any edge occurs (both rising and falling). See the <u>Interrupt Controller</u> chapter on page 53 for more information about interrupts using the GPIO pins.

### **GPIO Control Register Definitions**

Four registers for each port provide access to GPIO control, input data and output data; Table 17 lists these port registers. Use the Port A–D Address and Control registers together to provide access to subregisters for port configuration and control.

Port Register Name			
Port A–D Address Register (selects subregisters)			
Port A–D Control Register (provides access to subregisters)			
Port A–D Input Data Register			
Port A–D Output Data Register			
Port Register Name			
Data Direction			
Alternate Function			
Output Control (open-drain)			
High Drive Enable			
Stop Mode Recovery Source Enable			
Pull-Up Enable			
Alternate Function Set 1			
Alternate Function Set 2			

#### Table 17. GPIO Port Registers and Subregisters

### Port A–D Output Control Subregisters

The Port A–D Output Control Subregister, shown in Table 23, is accessed through the Port A–D Control Register by writing 03H to the Port A–D Address Register. Setting the bits in the Port A–D Output Control subregisters to 1 configures the specified port pins for opendrain operation. These subregisters affect the pins directly and, as a result, alternate functions are also affected.

Bit	7	6	5	4	3	2	1	0
Field	POC7	POC6	POC5	POC4	POC3	POC2	POC1	POC0
RESET	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Address	If 03H in Port A–D Address Register, accessible through the Port A–D Control Register							

#### Table 23. Port A–D Output Control Subregisters (PxOC)

#### Bit Description

[7:0] Port Output Control
 POCx These bits function independently of the Alternate function bit and always disable the drains, if set to 1.
 0 = The drains are enabled for any OUTPUT Mode (unless overridden by the Alternate function).
 1 = The drain of the associated pin is disabled (OPEN-DRAIN mode).

Note: x indicates the specific GPIO port pin number (7–0).

 $PWM Period (s) = \frac{Reload Value \times Prescale}{System Clock Frequency (Hz)}$ 

If an initial starting value other than 0001H is loaded into the Timer High and Low Byte registers, use the ONE-SHOT Mode equation to determine the first PWM time-out period.

If TPOL bit is set to 0, the ratio of the PWM output high time to the total period is represented by:

PWM Output High Time Ratio (%) =  $\frac{\text{Reload Value} - \text{PWM Value}}{\text{Reload Value}} \times 100$ 

If TPOL bit is set to 1, the ratio of the PWM output high time to the total period is represented by:

PWM Output High Time Ratio (%) =  $\frac{\text{PWM Value}}{\text{Reload Value}} \times 100$ 

#### **PWM DUAL OUTPUT Mode**

In PWM DUAL OUTPUT Mode, the timer outputs a PWM output signal pair (basic PWM signal and its complement) through two GPIO port pins. The timer input is the system clock. The timer first counts up to 16-bit PWM match value stored in the timer PWM High and Low Byte registers. When the timer count value matches the PWM value, the timer output toggles. The timer continues counting until it reaches the reload value stored in the Timer Reload High and Low Byte registers. Upon reaching the reload value, the timer generates an interrupt, the count value in the Timer High and Low Byte registers is reset to 0001H and counting resumes.

If the TPOL bit in the Timer Control Register is set to 1, the timer output signal begins as a High (1) and transitions to a Low (0) when the timer value matches the PWM value. The timer output signal returns to a High (1) after the timer reaches the reload value and is reset to 0001H.

If the TPOL bit in the Timer Control Register is set to 0, the timer output signal begins as a Low (0) and transitions to a High (1) when the timer value matches the PWM value. The timer output signal returns to a Low (0) after the timer reaches the reload value and is reset to 0001H.

The timer also generates a second PWM output signal: the timer output complement. The timer output complement is the complement of the timer output PWM signal. A programmable deadband delay can be configured to time delay (0 to 128 system clock cycles) PWM output transitions on these two pins from a Low to a High (inactive to active) to ensure a time gap between the deassertion of one PWM output to the assertion of its complement.

- 3. Write to the Timer Reload High and Low Byte registers to set the reload value.
- 4. Clear the timer PWM High and Low Byte registers to 0000H. This allows user software to determine if interrupts are generated by either a capture event or a reload. If the PWM High and Low Byte registers still contain 0000H after the interrupt, the interrupt were generated by a reload.
- 5. Enable the timer interrupt, if appropriate and set the timer interrupt priority by writing to the relevant interrupt registers. By default, the timer interrupt is generated for both input capture and Reload events. The user can configure the timer interrupt to be generated only at the input capture event or the reload event by setting the TICONFIG field of the TxCTL1 Register.
- 6. Configure the associated GPIO port pin for the timer input alternate function.
- 7. Write to the Timer Control Register to enable the timer and initiate counting.

In CAPTURE Mode, the elapsed time between the timer start and the capture event can be calculated using the following equation:

Capture Elapsed Time (s) =  $\frac{(Capture Value - Start Value) \times Prescale}{System Clock Frequency (Hz)}$ 

#### **COMPARE Mode**

In COMPARE Mode, the timer counts up to 16-bit maximum compare value stored in the Timer Reload High and Low Byte registers. The timer input is the system clock. Upon reaching the compare value, the timer generates an interrupt and counting continues (the timer value is not reset to 0001H). Additionally, if the timer output alternate function is enabled, the timer output pin changes state (from Low to High or from High to Low) upon compare.

If the timer reaches FFFFH, the timer resets to 0000H and continues counting.

Observe the following steps for configuring a timer for COMPARE Mode and for initiating the count:

- 1. Write to the Timer Control Register to:
  - Disable the timer
  - Configure the timer for COMPARE Mode
  - Set the prescale value
  - Set the initial logic level (High or Low) for the timer output alternate function
- 2. Write to the Timer High and Low Byte registers to set the starting count value.
- 3. Write to the Timer Reload High and Low Byte registers to set the compare value.

## **Timer 0–1 Control Registers**

The Timer Control registers are 8-bit read/write registers that control the operation of their associated counter/timers.

### Time 0–1 Control Register 0

The Timer Control 0 (TxCTL0) and Timer Control 1 (TxCTL1) registers determine the timer operating mode. These registers also include a programmable PWM deadband delay, two bits to configure the timer interrupt definition, and a status bit to identify if the most recent timer interrupt is caused by an input capture event.

Bit	7	6	5	4	3	2	1	0
Field	TMODEHI	TICO	NFIG	Reserved		PWMD		INPCAP
RESET	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Address	F06H, F0EH							

Table 56. Timer 0–	Control Register	0 (TxCTL0)
--------------------	------------------	------------

Bit	Description
[7] TMODEHI	<b>Timer Mode High Bit</b> This bit along with the TMODE field in the TxCTL1 Register determines the operating mode of the timer. This is the most significant bit of the timer mode selection value. See the TxCTL1 Register description on the next page for additional details.
[6:5] TICONFIG	Timer Interrupt ConfigurationThis field configures timer interrupt definition. $0x = Timer$ interrupt occurs on all of the defined reload, compare and input events. $10 = Timer$ interrupt occurs only on defined input capture/deassertion events. $11 = Timer$ interrupt occurs only on defined reload/compare events.
[4]	<b>Reserved</b> This bit is reserved and must be programmed to 0.
[3:1] PWMD	<b>PWM Delay Value</b> This field is a programmable delay to control the number of system clock cycles delay         before the timer output and the timer output complement are forced to their Active state.         000 = No delay.         001 = 2 cycles delay.         010 = 4 cycles delay.         011 = 8 cycles delay.         100 = 16 cycles delay.         101 = 32 cycles delay.         110 = 64 cycles delay.         111 = 128 cycles delay.

### ADC Data High Byte Register

The ADC Data High Byte Register, listed in Table 64, contains the upper eight bits of the ADC output. Access to the ADC Data High Byte Register is read-only. Reading the ADC Data High Byte Register latches data in the ADC Low Bits Register.

#### Table 64. ADC Data High Byte Register (ADCD\_H)

Bit	7	6	5	4	3	2	1	0
Field	ADCDH							
RESET	X							
R/W	R							
Address	F72H							

Bit	Description
[7:0]	ADC High Byte
ADCDH	00h–FFh = The last conversion output is held in the data registers until the next ADC conversion is completed.

### ADC Data Low Bits Register

The ADC Data Low Bits Register, shown in Table 65, contains the lower bits of the ADC output. Access to the ADC Data Low Bits Register is read-only. Reading the ADC Data High Byte Register latches lower bits of the ADC in the ADC Data Low Bits Register.

Bit	7	6	5	4	3	2	1	0	
Field	ADO	CDL	Reserved						
RESET	)	X	X						
R/W	F	२	R						
Address	F73H								

Table 65.	. ADC Data	Low Bits	Register	(ADCD_	<u>L)</u>
-----------	------------	----------	----------	--------	-----------

Bit	Description
[7:6] ADCDL	ADC Low Bits 00–11b = These bits are the two least-significant bits of the 10-bit ADC output. These bits are undefined after a reset. The low bits are latched into this register whenever the ADC Data High Byte Register is read.
[5:0]	Reserved These bits are reserved and must be programmed to 000000.

## **Option Bit Types**

This section describes the two types of Flash option bits offered in the F0830 Series.

### **User Option Bits**

The user option bits are contained in the first two bytes of program memory. User access to these bits is provided because these locations contain application specific device configurations. The information contained here is lost when page 0 of program memory is erased.

### **Trim Option Bits**

The trim option bits are contained in the information page of the Flash memory. These bits are factory programmed values required to optimize the operation of onboard analog circuitry and cannot be permanently altered by the user. Program memory can be erased without endangering these values. It is possible to alter working values of these bits by accessing the trim bit address and data registers, but these working values are lost after a power loss.

There are 32 bytes of trim data. To modify one of these values, the user code must first write a value between 00H and 1FH into the Trim Bit Address Register. The next write to the Trim Bit Data Register changes the working value of the target trim data byte.

Reading the trim data requires the user code to write a value between 00H and 1FH into the Trim Bit Address Register. The next read from the Trim Bit Data Register returns the working value of the target trim data byte.

**Note:** The trim address range is from information address 20–3F only. The remaining information page is not accessible via the Trim Bit Address and Data registers.

During reset, the first 43 system clock cycles perform 43 Flash accesses. The six bits of the counter provide the lower six bits of the Flash memory address. All other address bits are set to 0. The option bit registers use the 6-bit address from the counter as an address and latch the data from the Flash on the positive edge of the IPO clock, allowing for a maximum of 344-bits (43 bytes) of option information to be read from Flash.

Because option information is stored in both the first two bytes of program memory and in the information area of Flash memory, the data must be placed in specific locations to be read correctly. In this case, the first two bytes at addresses 0 and 1 in program memory are read out and the remainder of the bytes are read out of the Flash information area.



Figure 22. Interfacing the On-Chip Debugger's DBG Pin with an RS-232 Interface, #2 of 2

### **DEBUG Mode**

The operating characteristics of the devices in DEBUG Mode are:

- The eZ8 CPU fetch unit stops, idling the eZ8 CPU, unless directed by the OCD to execute specific instructions
- The system clock operates, unless the device is in STOP Mode
- All enabled on-chip peripherals operate, unless the device is in STOP Mode
- Automatically exits HALT Mode
- Constantly refreshes the Watchdog Timer, if enabled

### **Entering DEBUG Mode**

- The device enters DEBUG Mode after the eZ8 CPU executes a Breakpoint (BRK) instruction
- If the DBG pin is held low during the most recent clock cycle of system reset, the device enters DEBUG Mode on exiting system reset

### **Exiting DEBUG Mode**

The device exits DEBUG Mode following any of these operations:

- Clearing the DBGMODE bit in the OCD Control Register to 0
- Power-On Reset
- Voltage Brown-Out reset





Figure 24. Oscillator Control Clock Switching Flow Chart

ister, the user code must wait at least 5000 IPO cycles for the crystal to stabilize. After this period, the crystal oscillator may be selected as the system clock.

Figure 25 displays a recommended configuration for connection with an external fundamental-mode, parallel-resonant crystal operating at 20MHz. Recommended 20MHz crystal specifications are provided in Table 100. Resistor R<sub>1</sub> is optional and limits total power dissipation by the crystal. Printed circuit board layout must add no more than 4pF of stray capacitance to either the X<sub>IN</sub> or X<sub>OUT</sub> pins. If oscillation does not occur, reduce the values of capacitors C<sub>1</sub> and C<sub>2</sub> to decrease loading.



Figure 25. Recommended 20MHz Crystal Oscillator Configuration

Parameter	Value	Units	Comments
Frequency	20	MHz	
Resonance	Parallel		
Mode	Fundamental		
Series Resistance (R <sub>S</sub> )	60	Ω	Maximum
Load Capacitance (CL)	30	pF	Maximum
Shunt Capacitance (C <sub>0</sub> )	7	pF	Maximum
Drive Level	1	mW	Maximum

Table 100. Recommended Crystal Oscillator Specifications

### 163

### Assembly Language Source Program Example

JP START	; Everything after the semicolon is a comment.
START:	; A label called "START". The first instruction (JP START) in this ; example causes program execution to jump to the point within the ; program where the START label occurs.
LD R4, R7	; A Load (LD) instruction with two operands. The first operand, ; Working register R4, is the destination. The second operand, ; Working register R7, is the source. The contents of R7 is ; written into R4.
LD 234H, #%01	; Another Load (LD) instruction with two operands. ; The first operand, extended mode register Address 234H, ; identifies the destination. The second operand, immediate data ; value 01H, is the source. The value 01H is written into the ; register at address 234H.

### **Assembly Language Syntax**

For proper instruction execution, eZ8 CPU assembly language syntax requires that the operands be written as *destination*, *source*. After assembly, the object code usually reflects the operands in the order *source*, *destination*, but ordering is op code-dependent.

The following examples illustrate the format of some basic assembly instructions and the resulting object code produced by the assembler. This binary format must be followed by users that prefer manual program coding or intend to implement their own assembler.

### Example 1

If the contents of registers 43H and 08H are added and the result is stored in 43H, the assembly syntax and resulting object code is:

Assembly Language Code	ADD	43H,	08H	(ADD dst,	src)
Object Code	04	08	43	(OPC src,	dst)



Figure 30. Second Op Code Map after 1FH

183

load external data to/from data memory and autoincrement addresses 167 load external to/from data memory and auto-increment addresses 168 load instructions 168 load using extended addressing 168 logical AND 169 logical AND/extended addressing 169 logical exclusive OR 169 logical exclusive OR/extended addressing 169 logical OR 169 logical OR 169 logical OR/extended addressing 169

### Μ

master interrupt enable 55 memory data 16 program 15 mode capture 89, 90 capture/compare 89 continuous 89 counter 89 gated 89 one-shot 89 PWM 89.90 modes 89 motor control measurements ADC Control register definitions 101 calibration and compensation 101 interrupts 101 overview 98 **MULT 167** multiply 167

### Ν

noise, electrical 98 NOP (no operation) 168 notation b 164

DA 164 ER 164 IM 164 IR 164 Ir 164 IRR 164 Irr 164 p 164 R 165 r 164 RA 165 RR 165 rr 165 vector 165 X 165 notational shorthand 164

cc 164

### 0

OCD architecture 139 auto-baud detector/generator 142 baud rate limits 142 block diagram 139 breakpoints 143 commands 144 control register 148 data format 142 DBG pin to RS-232 Interface 140 debug mode 141 debugger break 169 interface 140 serial errors 143 status register 150 timing 197 OCD commands execute instruction (12H) 148 read data memory (0DH) 147 read OCD control register (05H) 146 read OCD revision (00H) 145 read OCD status register (02H) 145 read program counter (07H) 146 read program memory (0BH) 147