



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	eZ8
Core Size	8-Bit
Speed	20MHz
Connectivity	-
Peripherals	Brown-out Detect/Reset, LED, POR, PWM, WDT
Number of I/O	25
Program Memory Size	2KB (2K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	28-VQFN
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z8f0231qj020sg

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Z8 Encore![®] F0830 Series Product Specification

Table 29.	Port A–C Input Data Registers (PxIN)
Table 30.	Port A–D Output Data Register (PxOUT) 50
Table 31.	LED Drive Enable (LEDEN) 51
Table 32.	LED Drive Level High Register (LEDLVLH)
Table 33.	LED Drive Level Low Register (LEDLVLL)
Table 34.	Trap and Interrupt Vectors in Order of Priority
Table 35.	Interrupt Request 0 Register (IRQ0)
Table 36.	Interrupt Request 1 Register (IRQ1) 59
Table 37.	Interrupt Request 2 Register (IRQ2) 60
Table 38.	IRQ0 Enable and Priority Encoding
Table 39.	IRQ0 Enable Low Bit Register (IRQ0ENL)
Table 40.	IRQ0 Enable High Bit Register (IRQ0ENH)
Table 41.	IRQ1 Enable and Priority Encoding
Table 42.	IRQ1 Enable High Bit Register (IRQ1ENH)
Table 43.	IRQ2 Enable and Priority Encoding
Table 44.	IRQ1 Enable Low Bit Register (IRQ1ENL)
Table 45.	IRQ2 Enable Low Bit Register (IRQ2ENL)
Table 46.	IRQ2 Enable High Bit Register (IRQ2ENH)
Table 47.	Interrupt Edge Select Register (IRQES)
Table 48.	Shared Interrupt Select Register (IRQSS)
Table 49.	Interrupt Control Register (IRQCTL)
Table 50.	Timer 0–1 High Byte Register (TxH) 83
Table 51.	Timer 0–1 Low Byte Register (TxL)
Table 52.	Timer 0–1 Reload High Byte Register (TxRH)
Table 53.	Timer 0–1 Reload Low Byte Register (TxRL)
Table 54.	Timer 0–1 PWM High Byte Register (TxPWMH)
Table 55.	Timer 0–1 PWM Low Byte Register (TxPWML)
Table 56.	Timer 0–1 Control Register 0 (TxCTL0) 87
Table 57.	Timer 0–1 Control Register 1 (TxCTL1)
Table 58.	Watchdog Timer Approximate Time-Out Delays

Z8 Encore![®] F0830 Series Product Specification

xvi

Table 119.	Flash Memory Electrical Characteristics and Timing 192
Table 120.	Watchdog Timer Electrical Characteristics and Timing 192
Table 121.	Nonvolatile Data Storage
Table 122.	Analog-to-Digital Converter Electrical Characteristics and Timing 193
Table 123.	Comparator Electrical Characteristics
Table 124.	GPIO Port Input Timing
Table 125.	GPIO Port Output Timing 196
Table 126.	On-Chip Debugger Timing 197
Table 127.	Power Consumption Reference Table
Table 128.	Z8 Encore! XP F0830 Series Ordering Matrix 200
Table 129.	Package and Pin Count Description 207
Table 130.	Timer 0 High Byte Register (T0H) 208
Table 131.	Timer 0 Low Byte Register (T0L) 209
Table 132.	Timer 0 Reload High Byte Register (T0RH) 209
Table 133.	Timer 0 Reload Low Byte Register (T0RL)
Table 134.	Timer 0 PWM High Byte Register (T0PWMH) 209
Table 135.	Timer 0 PWM Low Byte Register (T0PWML) 210
Table 136.	Timer 0 Control Register 0 (T0CTL0)
Table 137.	Timer 0 Control Register 1 (T0CTL1)
Table 138.	Timer 1 High Byte Register (T1H) 210
Table 139.	Timer 1 Low Byte Register (T1L) 211
Table 140.	Timer 1 Reload High Byte Register (T1RH) 211
Table 141.	Timer 1 Reload Low Byte Register (T1RL)
Table 142.	Timer 1 PWM High Byte Register (T1PWMH) 211
Table 143.	Timer 1 PWM Low Byte Register (T1PWML)
Table 144.	Timer 1 Control Register 0 (T1CTL0)
Table 145.	Timer 1 Control Register 1 (T1CTL1)
Table 146.	ADC Control Register 0 (ADCCTL0)
Table 147.	ADC Data High Byte Register (ADCD_H) 214
Table 148.	ADC Data Low Bits Register (ADCD_L) 214

			–	
Address (Hex)	Register Description	Mnemonic	Reset (Hex)	Page No.
Interrupt Contro	oller (cont'd)			
FCE	Shared interrupt select	IRQSS	00	66
FCF	Interrupt control	IRQCTL	00	67
GPIO Port A				
FD0	Port A address	PAADDR	00	39
FD1	Port A control	PACTL	00	41
FD2	Port A input data	PAIN	XX	41
FD3	Port A output data	PAOUT	00	41
GPIO Port B				
FD4	Port B address	PBADDR	00	39
FD5	Port B control	PBCTL	00	41
FD6	Port B input data	PBIN	XX	41
FD7	Port B output data	PBOUT	00	41
GPIO Port C				
FD8	Port C address	PCADDR	00	39
FD9	Port C control	PCCTL	00	41
FDA	Port C input data	PCIN	XX	41
FDB	Port C output data	PCOUT	00	41
GPIO Port D				
FDC	Port D address	PDADDR	00	39
FDD	Port D control	PDCTL	00	41
FDE	Reserved	_	XX	
FDF	Port D output data	PDOUT	00	41
FE0-FEF	Reserved	—	XX	
Watchdog Time	r (WDT)			
FF0	Reset status	RSTSTAT	XX	95
	Watchdog Timer control	WDTCTL	XX	95
FF1	Watchdog Timer reload upper byte	WDTU	FF	96
FF2	Watchdog Timer reload high byte	WDTH	FF	96
FF3	Watchdog Timer reload low byte	WDTL	FF	97
FF4–FF5	Reserved	—	XX	

Table 8. Register File Address Map (Continued)

Note: XX = Undefined.

Reset Sources

Table 10 lists the possible sources of a system reset.

Table 10. Reset Sources and Resulting Reset Type	Table 10	. Reset Sources	and Resulting	Reset Type
--	----------	-----------------	---------------	------------

Operating Mode	Reset Source	Special Conditions	
NORMAL or HALT modes	Power-On Reset/Voltage Brown-Out	Reset delay begins after supply voltage exceeds POR level.	
	Watchdog Timer time-out when con- figured for reset	None.	
	RESET pin assertion	All reset pulses less than four system clocks in width are ignored.	
	On-Chip Debugger initiated reset (OCDCTL[0] set to 1)	System, except the On-Chip Debugger is unaffected by the reset.	
STOP Mode	Power-On Reset/Voltage Brown-Out	Reset delay begins after supply voltage exceeds POR level.	
	RESET pin assertion	All reset pulses less than 12 ns are ignored.	
	DBG pin driven Low	None.	

Power-On Reset

Each device in the Z8 Encore! F0830 Series contains an internal Power-On Reset circuit. The POR circuit monitors the digital supply voltage and holds the device in the Reset state until the digital supply voltage reaches a safe operating level. After the supply voltage exceeds the POR voltage threshold (V_{POR}), the device is held in the Reset state until the POR counter has timed out. If the crystal oscillator is enabled by the option bits, the time-out is longer.

After the Z8 Encore! F0830 Series device exits the Power-On Reset state, the eZ8 CPU fetches the reset vector. Following the Power-On Reset, the POR status bit in the Reset Status (RSTSTAT) Register is set to 1.

Figure 6 displays the Power-On Reset operation. See the <u>Electrical Characteristics</u> chapter on page 184 for the POR threshold voltage (V_{POR}).

IRQ1 Enable High and Low Bit Registers

Table 41 describes the priority control for IRQ1. The IRQ1 Enable High and Low Bit registers, shown in Tables 42 and 43, form a priority-encoded enabling service for interrupts in the Interrupt Request 1 Register. Priority is generated by setting the bits in each register.

IRQ1ENH[x]	IRQ1ENL[x]	Priority	Description			
0	0	Disabled	Disabled			
0	1	Level 1	Low			
1	0	Level 2	Nominal			
1	1	Level 3	High			
Note: x indicates register bits in the address range 7–0.						

Table 41. IRQ1 Enable and Priority Encoding

Table 42. IRQ1 Enable High Bit Register (IRQ1ENH)

Bit	7	6	5	4	3	2	1	0
Field	PA7ENH	PA6CENH	PA5ENH	PA4ENH	PA3ENH	PA2ENH	PA1ENH	PA0ENH
RESET	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Address	FC4H							

Bit	Description
[7] PA7ENH	Port A Bit[7] Interrupt Request Enable High Bit
[6] PA6CENH	Port A Bit[7] or Comparator Interrupt Request Enable High Bit
[5:0] PA <i>x</i> ENH	Port A Bit [<i>x</i>] Interrupt Request Enable High Bit See the interrupt port select register for selection of either Port A or Port D as the interrupt
Note: x indic	cates register bits in the address range 5–0.

Observe the following steps for configuring a timer for PWM DUAL OUTPUT Mode and for initiating the PWM operation:

- 1. Write to the Timer Control Register to:
 - Disable the timer
 - Configure the timer for PWM DUAL OUTPUT Mode; setting the mode also involves writing to TMODEHI bit in the TxCTL1 Register
 - Set the prescale value
 - Set the initial logic level (High or Low) and PWM High/Low transition for the timer output alternate function
- 2. Write to the Timer High and Low Byte registers to set the starting count value (typically 0001H). This write only affects the first pass in PWM Mode. After the first timer reset in PWM Mode, counting always begins at the reset value of 0001H.
- 3. Write to the PWM High and Low Byte registers to set the PWM value.
- 4. Write to the PWM Control Register to set the PWM deadband delay value. The deadband delay must be less than the duration of the positive phase of the PWM signal (as defined by the PWM High and Low Byte registers). It must also be less than the duration of the negative phase of the PWM signal (as defined by the difference between the PWM registers and the Timer Reload registers).
- 5. Write to the Timer Reload High and Low Byte registers to set the reload value (PWM period). The reload value must be greater than the PWM value.
- 6. If appropriate, enable the timer interrupt and set the timer interrupt priority by writing to the relevant interrupt registers.
- 7. Configure the associated GPIO port pin for the timer output and timer output complement alternate functions. The timer output complement function is shared with the timer input function for both timers. Setting the timer mode to DUAL PWM will automatically switch the function from timer-in to timer-out complement.
- 8. Write to the Timer Control Register to enable the timer and initiate counting.

The PWM period is represented by the following equation:

 $PWM Period (s) = \frac{Reload Value \times Prescale}{System Clock Frequency (Hz)}$

If an initial starting value other than 0001H is loaded into the Timer High and Low Byte registers, the ONE-SHOT Mode equation determines the first PWM time-out period.

If TPOL is set to 0, the ratio of the PWM output high time to the total period is represented by:

Timer 0–1 PWM High and Low Byte Registers

The Timer 0–1 PWM High and Low Byte (TxPWMH and TxPWML) registers, shown in Tables 54 and 55, control PWM operations. These registers also store the capture values for the CAPTURE and CAPTURE/COMPARE modes.

Bit	7	6	5	4	3	2	1	0
Field	PWMH							
RESET	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Address	F04H, F0CH							

Table 54. Timer 0–1 PWM High Byte Register (TxPWMH)

Table 55. Timer 0–1 PWM Low Byte Register (TxPWML)

Bit	7	6	5	4	3	2	1	0
Field	PWML							
RESET	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Address	F05H, F0DH							

Bit Description

o the current
VM output
vhen operat-
-
,

Watchdog Timer Refresh

Upon first enable, the Watchdog Timer is loaded with the value in the Watchdog Timer Reload registers. The Watchdog Timer counts down to 000000H unless a WDT instruction is executed by the eZ8 CPU. Execution of the WDT instruction causes the downcounter to be reloaded with the WDT reload value stored in the Watchdog Timer Reload registers. Counting resumes following the Reload operation.

When the Z8 Encore! F0830 Series devices are operating in DEBUG Mode (using the On-Chip Debugger), the Watchdog Timer must be continuously refreshed to prevent any WDT time-outs.

Watchdog Timer Time-Out Response

The Watchdog Timer times out when the counter reaches 000000H. A time-out of the Watchdog Timer generates either an interrupt or a system reset. The WDT_RES Flash option bit determines the time-out response of the Watchdog Timer. See *the* <u>Flash Option</u> <u>Bits</u> chapter on page 124 for information about programming the WDT_RES Flash option bit.

WDT Interrupt in Normal Operation

If configured to generate an interrupt when a time-out occurs, the Watchdog Timer issues an interrupt request to the Interrupt Controller and sets the WDT status bit in the Reset Status Register. If interrupts are enabled, the eZ8 CPU responds to the interrupt request by fetching the Watchdog Timer interrupt vector and executing code from the vector address. After time-out and interrupt generation, the Watchdog Timer counter resets to its maximum value of FFFFFH and continues counting. The Watchdog Timer counter will not automatically return to its reload value.

The Reset Status Register (see <u>Table 12</u> on page 29) must be read before clearing the WDT interrupt. This read clears the WDT time-out flag and prevents further WDT interrupts occurring immediately.

WDT Interrupt in STOP Mode

If configured to generate an interrupt when a time-out occurs and the Z8 Encore! F0830 Series devices are in STOP Mode, the Watchdog Timer automatically initiates a Stop Mode Recovery and generates an interrupt request. Both the WDT status bit and the STOP bit in the Watchdog Timer Control Register are set to 1 following a WDT time-out in STOP Mode. See *the* <u>Reset and Stop Mode Recovery</u> *chapter on page 21* for more information about Stop Mode Recovery operations.

If interrupts are enabled, following completion of the Stop Mode Recovery, the eZ8 CPU responds to the interrupt request by fetching the Watchdog Timer interrupt vector and executes the code from the vector address.

96

Watchdog Timer Reload Upper, High and Low Byte Registers

The Watchdog Timer Reload Upper, High and Low Byte (WDTU, WDTH, WDTL) registers, shown in Tables 60 through 62, form the 24-bit reload value that is loaded into the Watchdog Timer when a WDT instruction executes. This 24-bit value ranges across bits [23:0] to encompass the three bytes {WDTU[7:0], WDTH[7:0], WDTL[7:0]}. Writing to these registers sets the appropriate reload value; reading from these registers returns the current Watchdog Timer count value.

Caution: The 24-bit WDT reload value must not be set to a value less than 000004H.

Bit	7	6	5	4	3	2	1	0	
Field		WDTU							
RESET	0	0	0	0	0	0	0	0	
R/W	R/W*								
Address	FF1H								
Note: *A read returns the current WDT count value; a write sets the appropriate reload value.									

Table 60. Watchdog Timer Reload Upper Byte Register (WDTU)

Bit	Description
[7:0]	WDT Reload Upper Byte
WDTU	Most significant byte (MSB), Bits[23:16], of the 24-bit WDT reload value.

Bit	7	6	5	4	3	2	1	0	
Field	WDTH								
RESET	0	0	0	0	0	1	0	0	
R/W	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	
Address	FF2H								
Note: *A re	Note: *A read returns the current WDT count value; a write sets the appropriate reload value.								

Bit	Description
[7:0]	WDT Reload High Byte
WDTH	Middle byte, bits[15:8] of the 24-bit WDT reload value.

Sample Settling Time Register

The <u>Sample Settling</u> Time Register, shown in Table 66, is used to program a delay after the <u>SAMPLE/HOLD</u> signal is asserted and before the START signal is asserted; an ADC conversion then begins. The number of clock cycles required for settling will vary from system to system depending on the system clock period used. The system designer should program this register to contain the number of clocks required to meet a $0.5 \mu s$ minimum settling time.

Bit	7	6	5	4	3	2	1	0
Field	Reserved SST							
RESET	0				1	1	1	1
R/W	R R/W							
Address		F74H						

Table 66. Sample Settling Time (ADCSST)

Bit	Description
[7:4]	Reserved These bits are reserved and must be programmed to 0000.
[3:0] SST	0h–Fh = Sample settling time in number of system clock periods to meet 0.5 μ s minimum.

Comparator Control Register Definitions

The Comparator Control Register (CMP0) configures the comparator inputs and sets the value of the internal voltage reference. The GPIO pin is always used as positive comparator input.

Bit	7	6	5	Λ	3	2	1	0		
			5	-	J	2		0		
Field	Reserved	INNSEL		REF	LVL		Rese	erved		
RESET	0	0	0	1	0	1	0	0		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Address				F9	0H					
Bit	Descriptio	n								
[7]	Reserved This bit is re	Reserved This bit is reserved and must be programmed to 0.								
[6] INNSEL	Signal Select for Negative Input 0 = internal reference disabled, GPIO pin used as negative comparator input. 1 = internal reference enabled as negative comparator input.									
[5:2] REFLVL	Internal Re This referent $0000 = 0.0^{\circ}$ $0001 = 0.2^{\circ}$ $0010 = 0.4^{\circ}$ $0011 = 0.6^{\circ}$ $0100 = 0.8^{\circ}$ $0101 = 1.0^{\circ}$ $0110 = 1.2^{\circ}$ $0111 = 1.4^{\circ}$ $1000 = 1.6^{\circ}$ $1001 = 1.8^{\circ}$ 1010-1111	ference Vo nce is indepo V. V. V. V. V. V. V. V. V. V. V. V. V.	Itage Level endent of the	e ADC volta	ge reference	9.				
[1:0]	Reserved These bits a	are reserved	d and must b	e programm	ned to 00.					

Table 68. Comparator Control Register (CMP0)

Flash information area is mapped into program memory and overlays the 128 bytes in the address range FE00H to FE7FH. When the information area access is enabled, all reads from these program memory addresses return the information area data rather than the program memory data. Access to the Flash information area is read-only.

The trim bits are handled differently than the other Zilog Flash option bits. The trim bits are the hybrid of the user option bits and the standard Zilog option bits. These trim bits must be user-accessible for reading at all times using external registers regardless of the state of bit 7 in the Flash Page Select Register. Writes to the trim space change the value of the Option Bit Holding Register but do not affect the Flash bits, which remain as read-only.

Program Memory	
Address (Hex)	Function
FE00–FE3F	Zilog option bits
FE40–FE53	Part number 20-character ASCII alphanumeric code Left justified and filled with FH
FE54–FE5F	Reserved
FE60–FE7F	Reserved

Table 70. Z8F083 Flash Memory Area Map

Operation

The Flash Controller programs and erases Flash memory. The Flash Controller provides the proper Flash controls and timing for byte programming, page erase and mass erase of Flash memory.

The Flash Controller contains several protection mechanisms to prevent accidental programming or erasure. These mechanism operate on the page, sector and full-memory levels.

The flowchart in Figure 19 display basic Flash Controller operation. The following subsections provide details about the various operations (Lock, Unlock, Byte Programming, Page Protect, Page Unprotect, Page Select Page Erase and Mass Erase) displayed in Figure 19. bits can only be set to 1. Thus, sectors can be protected, but not unprotected, via register write operations. Writing a value other than 5EH to the Flash Control Register deselects the Flash Sector Protect Register and reenables access to the Page Select Register. Observe the following procedure to setup the Flash Sector Protect Register from user code:

- 1. Write 00H to the Flash Control Register to reset the Flash Controller.
- 2. Write 5EH to the Flash Control Register to select the Flash Sector Protect Register.
- 3. Read and/or write the Flash Sector Protect Register which is now at Register File address FF9H.
- 4. Write 00H to the Flash Control Register to return the Flash Controller to its reset state.

The Sector Protect Register is initialized to 0 on reset, putting each sector into an unprotected state. When a bit in the Sector Protect Register is written to 1, the corresponding sector can no longer be written or erased. After setting a bit in the Sector Protect Register, the bit cannot be cleared by the user.

Byte Programming

Flash memory is enabled for byte programming after unlocking the Flash Controller and successfully enabling either mass erase or page erase. When the Flash Controller is unlocked and mass erase is successfully enabled, all of the program memory locations are available for byte programming. In contrast, when the Flash Controller is unlocked and page erase is successfully enabled, only the locations of the selected page are available for byte programming. An erased Flash byte contains all 1's (FFH). The programming operation can only be used to change bits from 1 to 0. To change a Flash bit (or multiple bits) from 0 to 1 requires execution of either the page erase or mass erase commands.

Byte programming can be accomplished using the On-Chip Debugger's write memory command or eZ8 CPU execution of the LDC or LDCI instructions. Refer to the <u>eZ8 CPU</u> <u>Core User Manual (UM0128)</u>, which is available for download on <u>www.zilog.com</u>, for the description of the LDC and LDCI instructions. While the Flash Controller programs the Flash memory, the eZ8 CPU idles, but the system clock and on-chip peripherals continue to operate. To exit programming mode and lock the Flash, write any value to the Flash Control Register, except the mass erase or page erase commands.

Caution: The byte at each address within Flash memory cannot be programmed (any bits written to 0) more than twice before an erase cycle occurs.

Flash Status Register

The Flash Status Register indicates the current state of the Flash Controller. This register can be read at any time. The read-only Flash Status Register shares its register file address with the write-only Flash Control Register.

Bit	7	6	5	4	3	2	1	0
Field	Rese	erved	FSTAT					
RESET	0	0	0	0	0	0	0	0
R/W	R	R	R	R	R	R	R	R
Address		FF8H						

Table 73. Flash Status Register (FSTAT)

Bit	Description					
[7:6]	Reserved					
	These bits are reserved and must be programmed to 00.					
[5:0]	Flash Controller Status					
FSTAT	000000 = Flash Controller locked.					
	000001 = First unlock command received (73H written).					
	000010 = Second unlock command received (8CH written).					
	000011 = Flash Controller unlocked.					
	000100 = Sector protect register selected.					
	001xxx = Program operation in progress.					
	010xxx = Page Erase operation in progress.					
	100xxx = Mass Erase operation in progress.					

Flash Frequency High and Low Byte Registers

The Flash Frequency High and Low Byte registers, shown in Tables 76 and 77, combine to form a 16-bit value, FFREQ, to control timing for Flash program and erase operations. The 16-bit binary Flash frequency value must contain the system clock frequency (in kHz) and is calculated using the following equation:

 $FFREQ[15:0] = \{FFREQH[7:0], FFREQL[7:0]\} = \frac{System Clock Frequency}{1000}$

Caution: Flash programming and erasure is not supported for system clock frequencies below 10kHz or above 20MHz. The Flash Frequency High and Low Byte registers must be loaded with the correct value to ensure proper operation of the device.

Bit	7	6	5	4	3	2	1	0	
Field		FFREQH							
RESET	0	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Address		FFAH							

Table 76. Flas	h Frequency	/ High Byte	Register	(FFREQH)
----------------	-------------	-------------	----------	----------

Bit	Description
[7:0]	Flash Frequency High Byte
FFREQH	High byte of the 16-bit Flash frequency value.

Table 77. Flash Frequency Low Byte Register (FFREQL)

Bit	7	6	5	4	3	2	1	0			
Field	FFREQL										
RESET	0										
R/W	R/W										
Address		FFBH									

Bit	Description
[7:0]	Flash Frequency High Byte
FFREQL	Low byte of the 16-bit Flash frequency value.

Nonvolatile Data Storage

Z8 Encore! F0830 Series devices contain a Nonvolatile Data Storage (NVDS) element of up to 64 bytes (except when in Flash 12KB mode). This type of memory can perform over 100,000 write cycles.

Operation

NVDS is implemented by special-purpose Zilog software stored in areas of program memory that are not user-accessible. These special-purpose routines use Flash memory to store the data, and incorporate a dynamic addressing scheme to maximize the write/erase endurance of the Flash.

Note: The products in the Z8 Encore! F0830 Series feature multiple NVDS array sizes. See the <u>Z8 Encore! F0830 Series Family Part Selection Guide</u> section on page 2 for details.

NVDS Code Interface

Two routines are required to access the NVDS: a write routine and a read routine. Both of these routines are accessed with a CALL instruction to a predefined address outside of program memory that is accessible to the user. Both the NVDS address and data are singlebyte values. In order to not disturb the user code, these routines save the working register set before using it so that 16 bytes of stack space are required to preserve the site. After finishing the call to these routines, the working register set of the user code is recovered.

During both read and write accesses to the NVDS, interrupt service is not disabled. Any interrupts that occur during NVDS execution must not disturb the working register and existing stack contents; otherwise, the array can become corrupted. Zilog recommends the user disable interrupts before executing NVDS operations.

Use of the NVDS requires 16 bytes of available stack space. The contents of the working register set are saved before calling NVDS read or write routines.

For correct NVDS operation, the Flash Frequency registers must be programmed based on the system clock frequency. See *the* <u>Flash Operation Timing Using the Flash Frequency</u> <u>Registers</u> *section on page 114*.

eZ8 CPU Instruction Summary

Table 113 summarizes the eZ8 CPU instructions. The table identifies the addressing modes employed by the instruction, the effect upon the Flags register, the number of CPU clock cycles required for the instruction fetch and the number of CPU clock cycles required for the instruction.

Assembly		Address Mode		Op Code(s)	Flags					_ Fetch	Instr.	
Mnemonic	Symbolic Operation	dst	src	(Hex)	С	Ζ	S	۷	D	Н	Cycles	Cycles
ADC dst, src	$dst \gets dst + src + C$	r	r	12	*	*	*	*	0	*	2	3
		r	lr	13							2	4
		R	R	14	_						3	3
		R	IR	15	_						3	4
		R	IM	16	_						3	3
		IR	IM	17	_						3	4
ADCX dst, src	$dst \gets dst + src + C$	ER	ER	18	*	*	*	*	0	*	4	3
		ER	IM	19	_						4	3
ADD dst, src	$dst \gets dst + src$	r	r	02	*	*	*	*	0	*	2	3
		r	lr	03	_						2	4
		R	R	04	_						3	3
		R	IR	05	_						3	4
		R	IM	06	_						3	3
		IR	IM	07	_						3	4
ADDX dst, src	$dst \gets dst + src$	ER	ER	08	*	*	*	*	0	*	4	3
		ER	IM	09	_						4	3

Table 113. eZ8 CPU Instruction Summary

Note: Flags Notation:

* = Value is a function of the result of the operation.

– = Unaffected.

X = Undefined.

0 = Reset to 0.

1 = Set to 1.

Analog-to-Digital Converter

For more information about these ADC registers, see the <u>ADC Control Register Defini-</u> tions section on page 101.

Hex Address: F70

Bit	7	6	5	4	3	2	1	0		
Field	START	Reserved	REFEN	ADCEN	Reserved	ANAIN[2:0]				
RESET	0	0	0	0	0	0	0	0		
R/W	R/W1	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Address	F70h									

Table 146. ADC Control Register 0 (ADCCTL0)

Bit	Description
[7] START	 ADC Start/Busy 0 = Writing to 0 has no effect; reading a 0 indicates that the ADC is available to begin a conversion. 1 = Writing to 1 starts a conversion; reading a 1 indicates that a conversion is currently in progress.
[6]	This bit is reserved and must be programmed to 0.
[5] REFEN	 Reference Enable 0 = Internal reference voltage is disabled allowing an external reference voltage to be used by the ADC. 1 = Internal reference voltage for the ADC is enabled. The internal reference voltage can be measured on the V_{REF} pin.
[4] ADCEN	ADC Enable 0 = ADC is disabled for low power operation. 1 = ADC is enabled for normal use.
[3]	This bit is reserved and must be programmed to 0.
[2:0] ANAIN	 Analog Input Select 000 = ANA0 input is selected for analog to digital conversion. 001 = ANA1 input is selected for analog to digital conversion. 010 = ANA2 input is selected for analog to digital conversion. 011 = ANA3 input is selected for analog to digital conversion. 100 = ANA4 input is selected for analog to digital conversion. 101 = ANA5 input is selected for analog to digital conversion. 101 = ANA6 input is selected for analog to digital conversion. 111 = ANA7 input is selected for analog to digital conversion.

Hex Address: FD7

Bit	7	6	5	4	3	2	1	0			
Field	POUT7	POUT6	POUT5	POUT4	POUT3	POUT2	POUT1	POUT0			
RESET	0	0	0	0	0	0	0	0			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
Address		FD7H									

Table 176. Port B Output Data Register (PBOUT)

Hex Address: FD8

Table 177. Port C GPIO Address Register (PCADDR)

Bit	7	6	5	4	3	2	1	0			
Field	PADDR[7:0]										
RESET	00H										
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
Address	FD8H										

Hex Address: FD9

Table 178. Port C Control Registers (PCCTL)

Bit	7	6	5	4	3	2	1	0			
Field	PCTL										
RESET	00H										
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
Address	FD9H										

Hex Address: FDA

Table 179. Port C Input Data Registers (PCIN)

Bit	7	6	5	4	3	2	1	0	
Field	PIN7	PIN6	PIN5	PIN4	PIN3	PIN2	PIN1	PIN0	
RESET	Х	Х	Х	Х	Х	Х	Х	Х	
R/W	R	R	R	R	R	R	R	R	
Address	FDAH								

Hex Address: FF1

Table 186. Watchdog Timer Reload Upper Byte Register (WDTU)

Bit	7	6	5	4	3	2	1	0			
Field	WDTU										
RESET	0	0	0	0	0	0	0	0			
R/W	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*			
Address	FF1H										
Note: *Rea	ad returns the	current WD	count value:	write sets the	e appropriate	reload value.					

Hex Address: FF2

Table 187. Watchdog Timer Reload High Byte Register (WDTH)

Bit	7	6	5	4	3	2	1	0		
Field	WDTH									
RESET	0	0	0	0	0	1	0	0		
R/W	R/W*									
Address	FF2H									
Note: *Read returns the current WDT count value; write sets the appropriate reload value.										

Hex Address: FF3

Table 188. Watchdog Timer Reload Low Byte Register (WDTL)

Bit	7	6	5	4	3	2	1	0		
Field	WDTL									
RESET	0	0	0	0	0	0	0	0		
R/W	R/W*									
Address	FF3H									
Note: *Read returns the current WDT count value; write sets the appropriate reload value.										

Hex Addresses: FF4–FF5

This address range is reserved.