



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	eZ8
Core Size	8-Bit
Speed	20MHz
Connectivity	-
Peripherals	Brown-out Detect/Reset, LED, POR, PWM, WDT
Number of I/O	25
Program Memory Size	4KB (4K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	<u> </u>
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z8f0431sj020sg

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Z8 Encore![®] F0830 Series Product Specification

Electrical Characteristics 1	184
Absolute Maximum Ratings 1	184
DC Characteristics 1	185
AC Characteristics 1	189
On-Chip Peripheral AC and DC Electrical Characteristics 1	190
General Purpose I/O Port Input Data Sample Timing 1	195
General Purpose I/O Port Output Timing 1	196
On-Chip Debugger Timing 1	197
Packaging 1	199
Ordering Information	200
Part Number Suffix Designations 2	205
Appendix A. Register Tables	208
General Purpose RAM	208
Timer 0	208
Analog-to-Digital Converter	213
Low Power Control	216
LED Controller	216
Oscillator Control	217
Comparator 0	218
Interrupt Controller	218
GPIO Port A 2	222
Watchdog Timer	226
Trim Bit Control	228
Flash Memory Controller 2	228
Index	231
Customer Support	239

ix

Z8 Encore![®] F0830 Series Product Specification




Figure 5. Z8F0830 Series in 28-Pin QFN Package

10

Signal Mnemonic	I/O	Description
Oscillators		
X _{IN}	I	External crystal input. This is the input pin to the crystal oscillator. A crystal can be connected between it and the XOUT pin to form the oscillator. In addition, this pin is used with external RC networks or external clock drivers to provide the system clock.
X _{OUT}	0	External crystal output. This pin is the output of the crystal oscillator. A crystal can be connected between it and the XIN pin to form the oscillator.
Clock Input		
CLK _{IN}	Ι	Clock input signal. This pin may be used to input a TTL-level signal to be used as the system clock.
LED Drivers		
LED	0	Direct LED drive capability. All Port C pins have the capability to drive an LED without any other external components. These pins have programmable drive strengths set by the GPIO block.
On-Chip Debugger	•	
DBG	I/O	Debug. This signal is the control and data input and output to and from the On-Chip Debugger.
		Caution: The DBG pin is open-drain and requires an external pull-up resistor to ensure proper operation.
Reset		
RESET	I/O	RESET. Generates a reset when asserted (driven Low). Also serves as a reset indicator; the Z8 Encore! forces this pin low when in reset. This pin is open-drain and features an enabled internal pull-up resistor.
Power Supply		
V _{DD}	Ι	Digital power supply.
AV _{DD}	I	Analog power supply.
V _{SS}	I	Digital ground.
AV _{SS}	I	Analog ground.
		gnals are available only in the 28-pin packages with ADC. They are replaced by PB6 kages without ADC.

Table 4. Signal Descriptions (Continued)

Address (Hex)	Register Description	Mnemonic	Reset (Hex)	Page No
Interrupt Contro	oller (cont'd)			
FCE	Shared interrupt select	IRQSS	00	66
FCF	Interrupt control	IRQCTL	00	67
GPIO Port A				
FD0	Port A address	PAADDR	00	39
FD1	Port A control	PACTL	00	41
FD2	Port A input data	PAIN	XX	41
FD3	Port A output data	PAOUT	00	41
GPIO Port B				
FD4	Port B address	PBADDR	00	39
FD5	Port B control	PBCTL	00	41
FD6	Port B input data	PBIN	XX	41
FD7	Port B output data	PBOUT	00	41
GPIO Port C				
FD8	Port C address	PCADDR	00	39
FD9	Port C control	PCCTL	00	41
FDA	Port C input data	PCIN	XX	41
FDB	Port C output data	PCOUT	00	41
GPIO Port D				
FDC	Port D address	PDADDR	00	39
FDD	Port D control	PDCTL	00	41
FDE	Reserved		XX	
FDF	Port D output data	PDOUT	00	41
FE0–FEF	Reserved	_	XX	
Watchdog Time	r (WDT)			
FF0	Reset status	RSTSTAT	XX	95
	Watchdog Timer control	WDTCTL	XX	95
FF1	Watchdog Timer reload upper byte	WDTU	FF	96
FF2	Watchdog Timer reload high byte	WDTH	FF	96
FF3	Watchdog Timer reload low byte	WDTL	FF	97
FF4–FF5	Reserved		XX	

Table 8. Register File Address Map (Continued)

Note: XX = Undefined.

Reset Sources

Table 10 lists the possible sources of a system reset.

Operating Mode	Reset Source	Special Conditions
NORMAL or HALT modes	Power-On Reset/Voltage Brown-Out	Reset delay begins after supply voltage exceeds POR level.
	Watchdog Timer time-out when con- figured for reset	None.
	RESET pin assertion	All reset pulses less than four system clocks in width are ignored.
	On-Chip Debugger initiated reset (OCDCTL[0] set to 1)	System, except the On-Chip Debugger is unaffected by the reset.
STOP Mode	Power-On Reset/Voltage Brown-Out	Reset delay begins after supply voltage exceeds POR level.
	RESET pin assertion	All reset pulses less than 12 ns are ignored.
	DBG pin driven Low	None.

Power-On Reset

Each device in the Z8 Encore! F0830 Series contains an internal Power-On Reset circuit. The POR circuit monitors the digital supply voltage and holds the device in the Reset state until the digital supply voltage reaches a safe operating level. After the supply voltage exceeds the POR voltage threshold (V_{POR}), the device is held in the Reset state until the POR counter has timed out. If the crystal oscillator is enabled by the option bits, the time-out is longer.

After the Z8 Encore! F0830 Series device exits the Power-On Reset state, the eZ8 CPU fetches the reset vector. Following the Power-On Reset, the POR status bit in the Reset Status (RSTSTAT) Register is set to 1.

Figure 6 displays the Power-On Reset operation. See the <u>Electrical Characteristics</u> chapter on page 184 for the POR threshold voltage (V_{POR}).

28

Stop Mode Recovery Using the External RESET Pin

When the Z8 Encore! F0830 Series device is in STOP Mode and the external RESET pin is driven low, a system reset occurs. Because of a glitch filter operating on the RESET pin, the low pulse must be greater than the minimum width specified about 12 ns or it is ignored. The EXT bit in the Reset Status (RSTSTAT) Register is set.

Debug Pin Driven Low

Debug reset is initiated when the On-Chip Debugger detects any of the following error conditions on the DBG pin:

- Serial break (a minimum of nine continuous bits Low)
- Framing error (received STOP bit is Low)
- Transmit collision (simultaneous OCD and host transmission detected by the OCD)

When the Z8F0830 Series device is operating in STOP Mode, the debug reset will cause a system reset. The On-Chip Debugger block is not reset, but the remainder of the chip's operations go through a normal system reset. The POR bit in the Reset Status (RSTSTAT) Register is set to 1.

Reset Register Definitions

The following sections define the Reset registers.

Reset Status Register

The Reset Status (RSTSTAT) Register, shown in Table 12, is a read-only register that indicates the source of the most recent Reset event, Stop Mode Recovery event or Watchdog Timer time-out event. Reading this register resets the upper four bits to 0.

This register shares its address with the Watchdog Timer Control Register, which is writeonly.

Port	Pin	Mnemonic	Alternate Function Description	Alternate Function Set Register AFS1
Port C ³	PC0	Reserved		AFS1[0]: 0
		ANA4/CINP	ADC or comparator input	AFS1[0]: 1
	PC1	Reserved		AFS1[1]: 0
		ANA5/CINN	ADC or comparator input	AFS1[1]: 1
	PC2	Reserved		AFS1[2]: 0
_		ANA6	ADC analog input	AFS1[2]: 1
	PC3	COUT	Comparator output	AFS1[3]: 0
		Reserved		AFS1[3]: 1
	PC4	Reserved		AFS1[4]: 0
				AFS1[4]: 1
	PC5	Reserved		AFS1[5]: 0
				AFS1[5]: 1
	PC6	Reserved		AFS1[6]: 0
				AFS1[6]: 1
	PC7	Reserved		AFS1[7]: 0
				AFS1[7]: 1
Port D ¹	PD0	RESET	Default to be Reset function	N/A

Table 16. Port Alternate Function Mapping (Continued)

Notes:

- Because there is only a single alternate function for each Port A and Port D (PD0) pin, the Alternate Function Set registers are not implemented for Port A and Port D (PD0). Enabling alternate function selections (as described in the <u>Port A–D Alternate Function Subregisters</u> section on page 42) automatically enables the associated alternate function.
- Because there are at most two choices of alternate functions for any Port B pin, the AFS2 Alternate Function Set Register is implemented but is not used to select the function. Additionally, alternate function selection (as described in the <u>Port A–D Alternate Function Subregisters</u> section on page 42) must also be enabled.
- Because there are at most two choices of alternate functions for any Port C pin, the AFS2 Alternate Function Set Register is implemented but is not used to select the function. Additionally, alternate function selection (as described in the <u>Port A–D Alternate Function Subregisters</u> section on page 42) must also be enabled.

Port A–D Alternate Function Set 2 Subregisters

The Port A–D Alternate Function Set 2 Subregister, shown in Table 28, is accessed through the Port A–D Control Register by writing 08H to the Port A–D Address Register. The Alternate Function Set 2 subregisters select the alternate function available at a port pin. Alternate functions selected by setting or clearing bits in this register are defined in Table 16 in the <u>GPIO Alternate Functions</u> section on page 34.

Note: Alternate function selection on the port pins must also be enabled, as described in the <u>Port</u> <u>A–D Alternate Function Subregisters</u> section on page 42.

Bit	7	6	5	4	3	2	1	0
Field	PAFS27	PAFS26	PAFS25	PAFS24	PAFS23	PAFS22	PAFS21	PAFS20
RESET	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Address	If 08H ir	n Port A–D A	Address Reg	jister, acces	sible throug	h the Port A	–D Control F	Register

Table 28. Port A–D Alternate Function Set 2 Subregisters (PxAFS2)

Bit Description

[7:0] Port Alternate Function Set 2

PAFS2x 0 = The Port Alternate function is selected, as defined in Table 16 in the <u>GPIO Alternate Func-</u> tions section on page 34.

> 1 = The Port Alternate function is selected, as defined in Table 16 in the <u>GPIO Alternate Func-</u> tions section on page 34.

Note: x indicates the specific GPIO port pin number (7–0).

Z8 Encore![®] F0830 Series Product Specification

113




Figure 19. Flash Controller Operation Flow Chart

Flash Page Select Register

The Flash Page Select Register shares address space with the Flash Sector Protect Register. Unless the Flash Controller is locked and written with 5EH, any writes to this address will target the Flash Page Select Register.

The register selects one of the eight available Flash memory pages to be programmed or erased. Each Flash page contains 512-bytes of Flash memory. During a page erase operation, all Flash memory containing addresses with the most significant 7-bits within FPS[6:0] are chosen for program/erase operations.

Bit	7	6	5	4	3	2	1	0	
Field	INFO_EN				PAGE				
RESET	0	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Address		FF9H							

Table 74. Flash Page Select Register (FPS)

Bit Description

[7] Information Area Enable

INFO_EN 0 = Information area is not selected.

1 = Information area is selected. The information area is mapped into the program memory address space at addresses FE00H through FFFFH.

[6:0] Page Select

PAGE This 7-bit field identifies the Flash memory page for page erase and page unlocking. Program memory address[15:9] = PAGE[6:0]. For Z8F04xx and Z8F02xx devices, the upper four bits must always be 0. For Z8F01xx devices, the upper five bits must always be 0.

Note: The bit values used in Table 85 are set at the factory; no calibration is required.

Table 86. Trim Option Bits at 0002H (TIPO)

Bit	7	6	5	4	3	2	1	0		
Field		IPO_TRIM								
RESET		U								
R/W		R/W								
Address	Information Page Memory 0022H									
Note: U =	Note: U = Unchanged by Reset. R/W = Read/Write.									

Bit	Description
[7:0]	Internal Precision Oscillator Trim Byte
IPO_TRIM	Contains trimming bits for the Internal Precision Oscillator.

Note: The bit values used in Table 86 are set at the factory; no calibration is required.

Table 87. Trim Option Bits at 0003H (TVBO)

Bit	7	6	5	4	3	2	1	0	
Field		Rese	erved		Reserved		VBO_TRIM		
RESET		ι	J		U	1	0	0	
R/W		R/	W		R/W		R/W		
Address	Information Page Memory 0023H								
Note: U =	Note: U = Unchanged by Reset. R/W = Read/Write.								

Bit	Description
[7:3]	Reserved These bits are reserved and must be programmed to 11111.
[2]	VBO Trim Values
VBO_TRIM	Contains factory-trimmed values for the oscillator and the VBO.

>




Figure 22. Interfacing the On-Chip Debugger's DBG Pin with an RS-232 Interface, #2 of 2

DEBUG Mode

The operating characteristics of the devices in DEBUG Mode are:

- The eZ8 CPU fetch unit stops, idling the eZ8 CPU, unless directed by the OCD to execute specific instructions
- The system clock operates, unless the device is in STOP Mode
- All enabled on-chip peripherals operate, unless the device is in STOP Mode
- Automatically exits HALT Mode
- Constantly refreshes the Watchdog Timer, if enabled

Entering DEBUG Mode

- The device enters DEBUG Mode after the eZ8 CPU executes a Breakpoint (BRK) instruction
- If the DBG pin is held low during the most recent clock cycle of system reset, the device enters DEBUG Mode on exiting system reset

Exiting DEBUG Mode

The device exits DEBUG Mode following any of these operations:

- Clearing the DBGMODE bit in the OCD Control Register to 0
- Power-On Reset
- Voltage Brown-Out reset

180

Op Code Maps

A description of the opcode map data and the abbreviations are provided in Figure 28. Table 114 on page 181 lists opcode map abbreviations.




Figure 28. Op Code Map Cell Description

Z8 Encore![®] F0830 Series Product Specification




Figure 30. Second Op Code Map after 1FH

183

Art Number Flash RAM NVDS Channels Description 3F0831HH020EG 8KB 256 Yes 0 SSOP 20-pin 3F0831PH020EG 8KB 256 Yes 0 QFN 20-pin 3F0830SJ020EG 8KB 256 Yes 8 SOIC 28-pin 3F0830SJ020EG 8KB 256 Yes 8 SOP 28-pin 3F0830SJ020EG 8KB 256 Yes 8 QFN 28-pin 3F0830SJ020EG 8KB 256 Yes 8 QFN 28-pin 3F0831SJ020EG 8KB 256 Yes 0 SOIC 28-pin 3F0831HJ020EG 8KB 256 Yes 0 QFN 28-pin 3F0831LJ020EG 8KB 256 Yes 0 QFN 28-pin 3F0831LJ020EG 8KB 256 Yes 0 QFN 28-pin 3F0430LJ020EG 4KB 256 Yes 7 SOIC 20-pin 3F0430SH020SG 4KB 256 Yes <					ADC	-
BF0831PH020EG 8KB 256 Yes 0 PDIP 20-pin BF0831QH020EG 8KB 256 Yes 0 QFN 20-pin BF0830SJ020EG 8KB 256 Yes 8 SOIC 28-pin BF0830PJ020EG 8KB 256 Yes 8 SSOP 28-pin BF0830PJ020EG 8KB 256 Yes 8 QFN 28-pin BF0830QJ020EG 8KB 256 Yes 0 SOIC 28-pin BF0831PJ020EG 8KB 256 Yes 0 QFN 28-pin BF0831PJ020EG 8KB 256 Yes 0 QFN 28-pin BF0631QJ020EG 8KB 256 Yes 0 QFN 28-pin BF0631QJ020EG 8KB 256 Yes 0 QFN 28-pin BF0631QJ020EG 8KB 256 Yes 7 SOIC 20-pin BF0430H020SG 4KB 256 Yes 7 QFN 20-pin BF0430QH020SG 4KB 256 Yes 0 <th>Part Number</th> <th>Flash</th> <th>RAM</th> <th>NVDS</th> <th></th> <th>Description</th>	Part Number	Flash	RAM	NVDS		Description
BF0831QH020EG 8KB 256 Yes 0 QFN 20-pin BF0830SJ020EG 8KB 256 Yes 8 SOIC 28-pin BF0830HJ020EG 8KB 256 Yes 8 PDIP 28-pin BF0830QJ020EG 8KB 256 Yes 8 QFN 28-pin BF0830QJ020EG 8KB 256 Yes 0 SOIC 28-pin BF0831SJ020EG 8KB 256 Yes 0 SOIC 28-pin BF0831PJ020EG 8KB 256 Yes 0 QFN 28-pin BF0831QJ020EG 8KB 256 Yes 0 QFN 28-pin BF0831QJ020EG 8KB 256 Yes 0 QFN 28-pin BF0831QJ020EG 8KB 256 Yes 0 QFN 28-pin BF0430SH020SG 4KB 256 Yes 7 SOIC 20-pin BF0430PH020SG 4KB 256 Yes 7 QFN 20-pin BF0430QH020SG 4KB 256 Yes 0 <td>Z8F0831HH020EG</td> <td>8KB</td> <td>256</td> <td>Yes</td> <td>0</td> <td>SSOP 20-pin</td>	Z8F0831HH020EG	8KB	256	Yes	0	SSOP 20-pin
SF0830SJ020EG 8KB 256 Yes 8 SOIC 28-pin SF0830HJ020EG 8KB 256 Yes 8 PDIP 28-pin SF0830PJ020EG 8KB 256 Yes 8 QFN 28-pin SF0831DJ020EG 8KB 256 Yes 0 SOIC 28-pin SF0831FJ020EG 8KB 256 Yes 0 SOP 28-pin SF0831PJ020EG 8KB 256 Yes 0 QFN 28-pin SF0831PJ020EG 8KB 256 Yes 0 QFN 28-pin SF0831QJ020EG 8KB 256 Yes 7 SOIC 20-pin SF0430SH020SG 4KB 256 Yes 7 QFN 20-pin SF0430PH020SG 4KB 256 Yes 0 <td>Z8F0831PH020EG</td> <td>8KB</td> <td>256</td> <td>Yes</td> <td>0</td> <td>PDIP 20-pin</td>	Z8F0831PH020EG	8KB	256	Yes	0	PDIP 20-pin
SF0830HJ020EG 8KB 256 Yes 8 SSOP 28-pin SF0830PJ020EG 8KB 256 Yes 8 PDIP 28-pin SF0830QJ020EG 8KB 256 Yes 0 SOIC 28-pin SF0831FJ020EG 8KB 256 Yes 0 SOIC 28-pin SF0831FJ020EG 8KB 256 Yes 0 QFN 28-pin SF0831PJ020EG 8KB 256 Yes 0 QFN 28-pin SF0831PJ020EG 8KB 256 Yes 0 QFN 28-pin SF0831QJ020EG 4KB 256 Yes 7 SOIC 20-pin SF0430H020SG 4KB 256 Yes 7 QFN 20-pin SF0431SH020SG 4KB 256 Yes 0 <td>Z8F0831QH020EG</td> <td>8KB</td> <td>256</td> <td>Yes</td> <td>0</td> <td>QFN 20-pin</td>	Z8F0831QH020EG	8KB	256	Yes	0	QFN 20-pin
SF0830PJ020EG 8KB 256 Yes 8 PDIP 28-pin SF0830QJ020EG 8KB 256 Yes 0 SOIC 28-pin SF0831SJ020EG 8KB 256 Yes 0 SSOP 28-pin SF0831PJ020EG 8KB 256 Yes 0 QFN 28-pin SF0831QJ020EG 8KB 256 Yes 0 QFN 28-pin SF0831QJ020EG 8KB 256 Yes 0 QFN 28-pin SF0430PH020SG 4KB 256 Yes 7 SOIC 20-pin SF0430PH020SG 4KB 256 Yes 7 QFN 20-pin SF0430PH020SG 4KB 256 Yes 0 SOIC 20-pin SF0431PH020SG 4KB 256 Yes 0 <td>Z8F0830SJ020EG</td> <td>8KB</td> <td>256</td> <td>Yes</td> <td>8</td> <td>SOIC 28-pin</td>	Z8F0830SJ020EG	8KB	256	Yes	8	SOIC 28-pin
BF0830QJ020EG 8KB 256 Yes 8 QFN 28-pin BF0831SJ020EG 8KB 256 Yes 0 SOIC 28-pin BF0831HJ020EG 8KB 256 Yes 0 PDIP 28-pin BF0831PJ020EG 8KB 256 Yes 0 QFN 28-pin BF0831QJ020EG 8KB 256 Yes 0 QFN 28-pin BF0430QJ020EG 4KB 256 Yes 7 SOIC 20-pin BF0430PH020SG 4KB 256 Yes 7 QFN 20-pin BF0430QH020SG 4KB 256 Yes 0 SOIC 20-pin BF0431PH020SG 4KB 256 Yes 0 SOIC 20-pin BF0431PH020SG 4KB 256 Yes 0 <td>Z8F0830HJ020EG</td> <td>8KB</td> <td>256</td> <td>Yes</td> <td>8</td> <td>SSOP 28-pin</td>	Z8F0830HJ020EG	8KB	256	Yes	8	SSOP 28-pin
3F0831SJ020EG 8KB 256 Yes 0 SOIC 28-pin 3F0831HJ020EG 8KB 256 Yes 0 PDIP 28-pin 3F0831PJ020EG 8KB 256 Yes 0 QFN 28-pin 3F0831PJ020EG 8KB 256 Yes 0 QFN 28-pin 3F0831QJ020EG 8KB 256 Yes 0 QFN 28-pin 3F0831QJ020EG 8KB 256 Yes 0 QFN 28-pin 3F0831QJ020EG 8KB 256 Yes 0 QFN 28-pin 3F0430H020SG 4KB 256 Yes 7 SOIC 20-pin 3F0430PH020SG 4KB 256 Yes 7 QFN 20-pin 3F0430QH020SG 4KB 256 Yes 0 SOIC 20-pin 3F0431SH020SG 4KB 256 Yes 0 SOIC 20-pin 3F0431PH020SG 4KB 256 Yes 0 SOIC 20-pin 3F0431PH020SG 4KB 256 Yes 0 <td>Z8F0830PJ020EG</td> <td>8KB</td> <td>256</td> <td>Yes</td> <td>8</td> <td>PDIP 28-pin</td>	Z8F0830PJ020EG	8KB	256	Yes	8	PDIP 28-pin
SF0831HJ020EG 8KB 256 Yes 0 SSOP 28-pin 3F0831PJ020EG 8KB 256 Yes 0 PDIP 28-pin 3F0831QJ020EG 8KB 256 Yes 0 QFN 28-pin 3F0430Ph020SG 4KB 256 Yes 7 SOIC 20-pin 3F0430Ph020SG 4KB 256 Yes 7 QFN 20-pin 3F0430QH020SG 4KB 256 Yes 0 SOIC 20-pin 3F0431SH020SG 4KB 256 Yes 0 SOIC 20-pin 3F0431H020SG 4KB 256 Yes 0 SOIC 20-pin 3F0431H020SG 4KB 256 Yes 0 SOIC 20-pin 3F0431H020SG 4KB 256 Yes 0 <td>Z8F0830QJ020EG</td> <td>8KB</td> <td>256</td> <td>Yes</td> <td>8</td> <td>QFN 28-pin</td>	Z8F0830QJ020EG	8KB	256	Yes	8	QFN 28-pin
BEROBATP JO2DEG 8KB 256 Yes 0 PDIP 28-pin BEROBATQ JO2DEG 8KB 256 Yes 0 QFN 28-pin BEROCREL F0830 with 4KB Flash andard Temperature: 0°C to 70°C 3 7 SOIC 20-pin BE0430SH020SG 4KB 256 Yes 7 SOIC 20-pin BE0430PH020SG 4KB 256 Yes 7 SOIC 20-pin BE0430PH020SG 4KB 256 Yes 7 DIP 20-pin BE0430PH020SG 4KB 256 Yes 7 QFN 20-pin BE0430PH020SG 4KB 256 Yes 0 SOIC 20-pin BE0431PH020SG 4KB 256 Yes 0 SOIC 20-pin BE0431PH020SG 4KB 256 Yes 0 SOIC 20-pin BE0431PH020SG 4KB 256 Yes 0 QFN 20-pin BE0431PH020SG 4KB 256 Yes 0 QFN 20-pin BE0430SJ020SG 4KB 256 <t< td=""><td>28F0831SJ020EG</td><td>8KB</td><td>256</td><td>Yes</td><td>0</td><td>SOIC 28-pin</td></t<>	28F0831SJ020EG	8KB	256	Yes	0	SOIC 28-pin
BE0831QJ020EG 8KB 256 Yes 0 QFN 28-pin BEncore! F0830 with 4KB Flash andard Temperature: 0°C to 70°C Solic 20-pin BF0430SH020SG 4KB 256 Yes 7 SOIC 20-pin BF0430HH020SG 4KB 256 Yes 7 SOIC 20-pin BF0430HH020SG 4KB 256 Yes 7 SOIC 20-pin BF0430PH020SG 4KB 256 Yes 7 OPDIP 20-pin BF0430PH020SG 4KB 256 Yes 0 SOIC 20-pin BF0431SH020SG 4KB 256 Yes 0 SOIC 20-pin BF0431SH020SG 4KB 256 Yes 0 SOIC 20-pin BF0431H020SG 4KB 256 Yes 0 QFN 20-pin BF0430SJ020SG 4KB 256 Yes 0 QFN 20-pin BF0430L020SG 4KB 256 Yes 8 SOIC 28-pin BF0430SJ020SG 4KB 256 Yes 8 <t< td=""><td>Z8F0831HJ020EG</td><td>8KB</td><td>256</td><td>Yes</td><td>0</td><td>SSOP 28-pin</td></t<>	Z8F0831HJ020EG	8KB	256	Yes	0	SSOP 28-pin
Bencore! F0830 with 4KB Flash andard Temperature: 0°C to 70°C 3F0430SH020SG 4KB 256 Yes 7 SOIC 20-pin 3F0430H020SG 4KB 256 Yes 7 SOIC 20-pin 3F0430PH020SG 4KB 256 Yes 7 PDIP 20-pin 3F0430QH020SG 4KB 256 Yes 7 QFN 20-pin 3F0430QH020SG 4KB 256 Yes 7 QFN 20-pin 3F0431SH020SG 4KB 256 Yes 0 SOIC 20-pin 3F0431HH020SG 4KB 256 Yes 0 SOIP 20-pin 3F0431PH020SG 4KB 256 Yes 0 QFN 20-pin 3F0431PH020SG 4KB 256 Yes 0 QFN 20-pin 3F0430J020SG 4KB 256 Yes 8 SOIC 28-pin 3F0430QJ020SG 4KB 256 Yes 8 PDIP 28-pin 3F0430QJ020SG 4KB 256 Yes 0	Z8F0831PJ020EG	8KB	256	Yes	0	PDIP 28-pin
andard Temperature: 0°C to 70°C 3F0430SH020SG 4KB 256 Yes 7 SOIC 20-pin 3F0430H020SG 4KB 256 Yes 7 SSOP 20-pin 3F0430PH020SG 4KB 256 Yes 7 PDIP 20-pin 3F0430PH020SG 4KB 256 Yes 7 QFN 20-pin 3F0430QH020SG 4KB 256 Yes 0 SOIC 20-pin 3F0431SH020SG 4KB 256 Yes 0 SOIC 20-pin 3F0431HH020SG 4KB 256 Yes 0 SSOP 20-pin 3F0431PH020SG 4KB 256 Yes 0 QFN 20-pin 3F0431QH020SG 4KB 256 Yes 0 QFN 20-pin 3F0430SJ020SG 4KB 256 Yes 8 SOIC 28-pin 3F0430PJ020SG 4KB 256 Yes 8 QFN 28-pin 3F0430QJ020SG 4KB 256 Yes 0 SOIC 28-pin 3F0431SJ020SG <	8F0831QJ020EG	8KB	256	Yes	0	QFN 28-pin
BF0430SH020SG 4KB 256 Yes 7 SOIC 20-pin BF0430HH020SG 4KB 256 Yes 7 SSOP 20-pin BF0430PH020SG 4KB 256 Yes 7 PDIP 20-pin BF0430QH020SG 4KB 256 Yes 7 QFN 20-pin BF0430QH020SG 4KB 256 Yes 7 QFN 20-pin BF0431SH020SG 4KB 256 Yes 0 SOIC 20-pin BF0431HH020SG 4KB 256 Yes 0 SSOP 20-pin BF0431PH020SG 4KB 256 Yes 0 PDIP 20-pin BF0431PH020SG 4KB 256 Yes 0 QFN 20-pin BF0430L020SG 4KB 256 Yes 8 SOIC 28-pin BF0430PJ020SG 4KB 256 Yes 8 QFN 28-pin BF0430PJ020SG 4KB 256 Yes 0 SOIC 28-pin BF0430QJ020SG 4KB 256 Yes 0<	8 Encore! F0830 witl	h 4KB Flash	1			
BF0430HH020SG 4KB 256 Yes 7 SSOP 20-pin BF0430PH020SG 4KB 256 Yes 7 PDIP 20-pin BF0430QH020SG 4KB 256 Yes 7 QFN 20-pin BF0431SH020SG 4KB 256 Yes 0 SOIC 20-pin BF0431SH020SG 4KB 256 Yes 0 SSOP 20-pin BF0431PH020SG 4KB 256 Yes 0 SSOP 20-pin BF0431PH020SG 4KB 256 Yes 0 SSOP 20-pin BF0431PH020SG 4KB 256 Yes 0 QFN 20-pin BF0430PJ020SG 4KB 256 Yes 8 SOIC 28-pin BF0430PJ020SG 4KB 256 Yes 8 SOP 28-pin BF0430PJ020SG 4KB 256 Yes 0 SOIC 28-pin BF0430PJ020SG 4KB 256 Yes 0 SOIC 28-pin BF0431DJ020SG 4KB 256 Yes	tandard Temperatur	e: 0°C to 70	°C			
BF0430PH020SG 4KB 256 Yes 7 PDIP 20-pin BF0430QH020SG 4KB 256 Yes 7 QFN 20-pin BF0431SH020SG 4KB 256 Yes 0 SOIC 20-pin BF0431SH020SG 4KB 256 Yes 0 SOIC 20-pin BF0431HH020SG 4KB 256 Yes 0 SSOP 20-pin BF0431PH020SG 4KB 256 Yes 0 PDIP 20-pin BF0431PH020SG 4KB 256 Yes 0 QFN 20-pin BF0430BJ020SG 4KB 256 Yes 0 QFN 20-pin BF0430BJ020SG 4KB 256 Yes 8 SOIC 28-pin BF0430PJ020SG 4KB 256 Yes 8 PDIP 28-pin BF0431BJ020SG 4KB 256 Yes 0 SOIC 28-pin BF0431DJ020SG 4KB 256 Yes 0 SOIC 28-pin BF0431DJ020SG 4KB 256 Yes	8F0430SH020SG	4KB	256	Yes	7	SOIC 20-pin
BF0430QH020SG 4KB 256 Yes 7 QFN 20-pin BF0431SH020SG 4KB 256 Yes 0 SOIC 20-pin BF0431HH020SG 4KB 256 Yes 0 SSOP 20-pin BF0431PH020SG 4KB 256 Yes 0 PDIP 20-pin BF0431PH020SG 4KB 256 Yes 0 QFN 20-pin BF0431QH020SG 4KB 256 Yes 0 QFN 20-pin BF0430SJ020SG 4KB 256 Yes 0 QFN 20-pin BF0430HJ020SG 4KB 256 Yes 8 SOIC 28-pin BF0430PJ020SG 4KB 256 Yes 8 QFN 28-pin BF0430QJ020SG 4KB 256 Yes 0 SOIC 28-pin BF0431FJ020SG 4KB 256 Yes 0 SOIC 28-pin BF0431FJ020SG 4KB 256 Yes 0 SOIC 28-pin BF0431PJ020SG 4KB 256 Yes 0<	8F0430HH020SG	4KB	256	Yes	7	SSOP 20-pin
BF0431SH020SG 4KB 256 Yes 0 SOIC 20-pin BF0431HH020SG 4KB 256 Yes 0 SSOP 20-pin BF0431PH020SG 4KB 256 Yes 0 PDIP 20-pin BF0431PH020SG 4KB 256 Yes 0 PDIP 20-pin BF0431QH020SG 4KB 256 Yes 0 QFN 20-pin BF0430SJ020SG 4KB 256 Yes 0 QFN 20-pin BF0430BJ020SG 4KB 256 Yes 8 SOIC 28-pin BF0430DJ020SG 4KB 256 Yes 8 PDIP 28-pin BF0430QJ020SG 4KB 256 Yes 0 SOIC 28-pin BF0431DJ020SG 4KB 256 Yes 0 SOIC 28-pin BF0431HJ020SG 4KB 256 Yes 0 SOIC 28-pin BF0431HJ020SG 4KB 256 Yes 0 PDIP 28-pin BF0431PJ020SG 4KB 256 Yes <td< td=""><td>8F0430PH020SG</td><td>4KB</td><td>256</td><td>Yes</td><td>7</td><td>PDIP 20-pin</td></td<>	8F0430PH020SG	4KB	256	Yes	7	PDIP 20-pin
3F0431HH020SG 4KB 256 Yes 0 SSOP 20-pin 3F0431PH020SG 4KB 256 Yes 0 PDIP 20-pin 3F0431QH020SG 4KB 256 Yes 0 QFN 20-pin 3F0430SJ020SG 4KB 256 Yes 0 QFN 20-pin 3F0430SJ020SG 4KB 256 Yes 8 SOIC 28-pin 3F0430HJ020SG 4KB 256 Yes 8 SSOP 28-pin 3F0430PJ020SG 4KB 256 Yes 8 PDIP 28-pin 3F0430QJ020SG 4KB 256 Yes 8 QFN 28-pin 3F0431SJ020SG 4KB 256 Yes 0 SOIC 28-pin 3F0431HJ020SG 4KB 256 Yes 0 SOIC 28-pin 3F0431HJ020SG 4KB 256 Yes 0 SOIP 28-pin 3F0431HJ020SG 4KB 256 Yes 0 QFN 28-pin 3F0431QJ020SG 4KB 256 Yes 0 QFN 28-pin 3F0431QJ020SG 4KB 256 Yes <	8F0430QH020SG	4KB	256	Yes	7	QFN 20-pin
BF0431PH020SG 4KB 256 Yes 0 PDIP 20-pin BF0431QH020SG 4KB 256 Yes 0 QFN 20-pin BF0430SJ020SG 4KB 256 Yes 8 SOIC 28-pin BF0430HJ020SG 4KB 256 Yes 8 SSOP 28-pin BF0430PJ020SG 4KB 256 Yes 8 PDIP 28-pin BF0430QJ020SG 4KB 256 Yes 8 QFN 28-pin BF0430QJ020SG 4KB 256 Yes 8 QFN 28-pin BF0431SJ020SG 4KB 256 Yes 0 SOIC 28-pin BF0431HJ020SG 4KB 256 Yes 0 SOIC 28-pin BF0431HJ020SG 4KB 256 Yes 0 PDIP 28-pin BF0431Q020SG 4KB 256 Yes 0 QFN 28-pin BF0431Q020SG 4KB 256 Yes 0 QFN 28-pin BF0430H020EG 4KB 256 Yes 7 <td>8F0431SH020SG</td> <td>4KB</td> <td>256</td> <td>Yes</td> <td>0</td> <td>SOIC 20-pin</td>	8F0431SH020SG	4KB	256	Yes	0	SOIC 20-pin
BF0431QH020SG 4KB 256 Yes 0 QFN 20-pin BF0430SJ020SG 4KB 256 Yes 8 SOIC 28-pin BF0430HJ020SG 4KB 256 Yes 8 SSOP 28-pin BF0430PJ020SG 4KB 256 Yes 8 PDIP 28-pin BF0430QJ020SG 4KB 256 Yes 8 QFN 20-pin BF0430QJ020SG 4KB 256 Yes 8 QFN 28-pin BF0431SJ020SG 4KB 256 Yes 0 SOIC 28-pin BF0431HJ020SG 4KB 256 Yes 0 SOIC 28-pin BF0431HJ020SG 4KB 256 Yes 0 SOIC 28-pin BF0431PJ020SG 4KB 256 Yes 0 PDIP 28-pin BF0431PJ020SG 4KB 256 Yes 0 QFN 28-pin BF0431QJ020SG 4KB 256 Yes 0 QFN 28-pin BF0431QJ020SG 4KB 256 Yes 7 SOIC 20-pin BF0430SH020EG 4KB 256 Yes <	8F0431HH020SG	4KB	256	Yes	0	SSOP 20-pin
BF0430SJ020SG 4KB 256 Yes 8 SOIC 28-pin BF0430HJ020SG 4KB 256 Yes 8 SSOP 28-pin BF0430PJ020SG 4KB 256 Yes 8 PDIP 28-pin BF0430QJ020SG 4KB 256 Yes 8 QFN 28-pin BF0430QJ020SG 4KB 256 Yes 8 QFN 28-pin BF0431SJ020SG 4KB 256 Yes 0 SOIC 28-pin BF0431HJ020SG 4KB 256 Yes 0 SOIC 28-pin BF0431HJ020SG 4KB 256 Yes 0 SSOP 28-pin BF0431PJ020SG 4KB 256 Yes 0 PDIP 28-pin BF0431QJ020SG 4KB 256 Yes 0 QFN 28-pin BF0430LQJ020SG 4KB 256 Yes 0 QFN 28-pin BF0430SH020EG 4KB 256 Yes 7 SOIC 20-pin BF0430HH020EG 4KB 256 Yes	8F0431PH020SG	4KB	256	Yes	0	PDIP 20-pin
BF0430HJ020SG 4KB 256 Yes 8 SSOP 28-pin BF0430PJ020SG 4KB 256 Yes 8 PDIP 28-pin BF0430QJ020SG 4KB 256 Yes 8 QFN 28-pin BF0431SJ020SG 4KB 256 Yes 8 QFN 28-pin BF0431SJ020SG 4KB 256 Yes 0 SOIC 28-pin BF0431HJ020SG 4KB 256 Yes 0 SSOP 28-pin BF0431PJ020SG 4KB 256 Yes 0 PDIP 28-pin BF0431PJ020SG 4KB 256 Yes 0 QFN 28-pin BF0431QJ020SG 4KB 256 Yes 0 QFN 28-pin BF0431QJ020SG 4KB 256 Yes 0 QFN 28-pin BF0430H020EG 4KB 256 Yes 7 SOIC 20-pin BF0430H020EG 4KB 256 Yes 7 SOIC 20-pin BF0430HH020EG 4KB 256 Yes 7 SSOP 20-pin	8F0431QH020SG	4KB	256	Yes	0	QFN 20-pin
3F0430PJ020SG 4KB 256 Yes 8 PDIP 28-pin 3F0430QJ020SG 4KB 256 Yes 8 QFN 28-pin 3F0431SJ020SG 4KB 256 Yes 0 SOIC 28-pin 3F0431HJ020SG 4KB 256 Yes 0 SOIC 28-pin 3F0431HJ020SG 4KB 256 Yes 0 SSOP 28-pin 3F0431PJ020SG 4KB 256 Yes 0 PDIP 28-pin 3F0431QJ020SG 4KB 256 Yes 0 QFN 28-pin 3F0431QJ020SG 4KB 256 Yes 0 QFN 28-pin 3F0431QJ020SG 4KB 256 Yes 0 QFN 28-pin 3F0430H020EG 4KB 256 Yes 7 SOIC 20-pin 3F0430H020EG 4KB 256 Yes 7 SOIC 20-pin 3F0430HH020EG 4KB 256 Yes 7 SSOP 20-pin	8F0430SJ020SG	4KB	256	Yes	8	SOIC 28-pin
BF0430QJ020SG 4KB 256 Yes 8 QFN 28-pin BF0431SJ020SG 4KB 256 Yes 0 SOIC 28-pin BF0431HJ020SG 4KB 256 Yes 0 SSOP 28-pin BF0431PJ020SG 4KB 256 Yes 0 PDIP 28-pin BF0431QJ020SG 4KB 256 Yes 0 QFN 28-pin BF0431QJ020SG 4KB 256 Yes 0 QFN 28-pin BF0431QJ020SG 4KB 256 Yes 0 QFN 28-pin BF0430H020EG 4KB 256 Yes 7 SOIC 20-pin BF0430HH020EG 4KB 256 Yes 7 SSOP 20-pin	8F0430HJ020SG	4KB	256	Yes	8	SSOP 28-pin
3F0431SJ020SG 4KB 256 Yes 0 SOIC 28-pin 3F0431HJ020SG 4KB 256 Yes 0 SSOP 28-pin 3F0431PJ020SG 4KB 256 Yes 0 PDIP 28-pin 3F0431QJ020SG 4KB 256 Yes 0 QFN 28-pin 3F0431QJ020SG 4KB 256 Yes 0 QFN 28-pin 3F0431QJ020SG 4KB 256 Yes 0 QFN 28-pin 3F0430H020EG 4KB 256 Yes 7 SOIC 20-pin 3F0430HH020EG 4KB 256 Yes 7 SSOP 20-pin	8F0430PJ020SG	4KB	256	Yes	8	PDIP 28-pin
BF0431HJ020SG 4KB 256 Yes 0 SSOP 28-pin BF0431PJ020SG 4KB 256 Yes 0 PDIP 28-pin BF0431QJ020SG 4KB 256 Yes 0 QFN 28-pin BF0431QJ020SG 4KB 256 Yes 0 QFN 28-pin BF0430SH020EG 4KB 256 Yes 7 SOIC 20-pin BF0430HH020EG 4KB 256 Yes 7 SSOP 20-pin	8F0430QJ020SG	4KB	256	Yes	8	QFN 28-pin
BF0431PJ020SG 4KB 256 Yes 0 PDIP 28-pin BF0431QJ020SG 4KB 256 Yes 0 QFN 28-pin Attended Temperature: -40°C to 105°C 0 SOIC 20-pin BF0430SH020EG 4KB 256 Yes 7 BF0430HH020EG 4KB 256 Yes 7	8F0431SJ020SG	4KB	256	Yes	0	SOIC 28-pin
BF0431QJ020SG 4KB 256 Yes 0 QFN 28-pin Ktended Temperature: -40°C to 105°C 256 Yes 7 SOIC 20-pin BF0430SH020EG 4KB 256 Yes 7 SOIC 20-pin BF0430HH020EG 4KB 256 Yes 7 SSOP 20-pin	28F0431HJ020SG	4KB	256	Yes	0	SSOP 28-pin
Ktended Temperature: -40°C to 105°C 3F0430SH020EG 4KB 256 Yes 7 SOIC 20-pin 3F0430HH020EG 4KB 256 Yes 7 SSOP 20-pin	8F0431PJ020SG	4KB	256	Yes	0	PDIP 28-pin
BF0430SH020EG 4KB 256 Yes 7 SOIC 20-pin BF0430HH020EG 4KB 256 Yes 7 SSOP 20-pin	8F0431QJ020SG	4KB	256	Yes	0	QFN 28-pin
3F0430HH020EG 4KB 256 Yes 7 SSOP 20-pin	Extended Temperatur	re: -40°C to	105°C			
•	Z8F0430SH020EG	4KB	256	Yes	7	SOIC 20-pin
3F0430PH020EG 4KB 256 Yes 7 PDIP 20-pin	Z8F0430HH020EG	4KB	256	Yes	7	SSOP 20-pin
	Z8F0430PH020EG	4KB	256	Yes	7	PDIP 20-pin

Table 128. Z8 Encore! XP F0830 Series Ordering Matrix

207

Table 129 lists the pin count by package.

	Pin Count				
Package	20	28			
PDIP	\checkmark				
QFN	\checkmark				
SOIC	\checkmark				
SSOP	\checkmark				

Table 129. Package and Pin Count Description

Appendix A. Register Tables

For the reader's convenience, this appendix lists all F0830 Series registers numerically by hexadecimal address.

General Purpose RAM

In the F0830 Series, the 000–EFF hexadecimal address range is partitioned for general-purpose random access memory, as follows.

Hex Addresses: 000–0FF

This address range is reserved for general-purpose register file RAM. For more details, see the <u>Register File</u> section on page 14.

Hex Addresses: 100-EFF

This address range is reserved.

Timer 0

For more information about these Timer Control registers, see the <u>Timer Control Register</u> <u>Definitions</u> section on page 83.

Hex Address: F00

Bit	7	6	5	4	3	2	1	0		
Field		TH								
RESET	0	0	0	0	0	0	0	0		
R/W	R/W	R/W R/W R/W R/W R/W R/W R/W								
Address		F00H								

Table 130. Timer 0 High Byte Register (T0H)

Analog-to-Digital Converter

For more information about these ADC registers, see the <u>ADC Control Register Defini-</u> tions section on page 101.

Hex Address: F70

Bit	7	6	5	4	3	2	1	0
Field	START	Reserved	REFEN	ADCEN	Reserved	ANAIN[2:0]		
RESET	0	0	0	0	0	0	0	0
R/W	R/W1	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Address	F70h							

Table 146. ADC Control Register 0 (ADCCTL0)

Bit	Description
[7] START	 ADC Start/Busy 0 = Writing to 0 has no effect; reading a 0 indicates that the ADC is available to begin a conversion. 1 = Writing to 1 starts a conversion; reading a 1 indicates that a conversion is currently in progress.
[6]	This bit is reserved and must be programmed to 0.
[5] REFEN	 Reference Enable 0 = Internal reference voltage is disabled allowing an external reference voltage to be used by the ADC. 1 = Internal reference voltage for the ADC is enabled. The internal reference voltage can be measured on the V_{REF} pin.
[4] ADCEN	ADC Enable 0 = ADC is disabled for low power operation. 1 = ADC is enabled for normal use.
[3]	This bit is reserved and must be programmed to 0.
[2:0] ANAIN	Analog Input Select000 = ANA0 input is selected for analog to digital conversion.001 = ANA1 input is selected for analog to digital conversion.010 = ANA2 input is selected for analog to digital conversion.011 = ANA3 input is selected for analog to digital conversion.100 = ANA4 input is selected for analog to digital conversion.101 = ANA5 input is selected for analog to digital conversion.101 = ANA5 input is selected for analog to digital conversion.111 = ANA6 input is selected for analog to digital conversion.111 = ANA7 input is selected for analog to digital conversion.

Hex Address: F83

Table 153. LED Drive Level High Register (LEDLVLH)

Bit	7	6	5	4	3	2	1	0
Field	LEDLVLH[7:0]							
RESET	0	0	0	0	0	0	0	0
R/W	R/W	R/W R/W R/W R/W R/W R/W R/W						
Address	F83H							

Hex Address: F84

Table 154. LED Drive Level Low Register (LEDLVLL)

Bit	7	6	5	4	3	2	1	0
Field	LEDLVLL[7:0]							
RESET	0	0	0	0	0	0	0	0
R/W	R/W	R/W R/W R/W R/W R/W R/W R/W						
Address	F84H							

Hex Address: F85

This address range is reserved.

Oscillator Control

For more information about the Oscillator Control registers, see the <u>Oscillator Control</u> <u>Register Definitions</u> section on page 154.

Hex Address: F86

Table 155.	Oscillator	Control	Register	(OSCCTL)
------------	------------	---------	----------	----------

Bit	7	6	5	4	3	2	1	0
Field	INTEN	XTLEN	WDTEN	POFEN	WDFEN	SCKSEL		
RESET	1	0	1	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Address	F86H							

watchdog timer reload upper byte (WDTU) 96 register file 14 register pair 165 register pointer 165 registers ADC channel 1 102 ADC data high byte 103 ADC data low bit 103, 104, 105 reset and stop mode characteristics 22 and stop mode recovery 21 carry flag 167 sources 23 **RET 169** return 169 RL 169 **RLC 169** rotate and shift instuctions 169 rotate left 169 rotate left through carry 169 rotate right 170 rotate right through carry 170 RP 165 RR 165, 170 rr 165 **RRC** 170

S

SBC 167 SCF 167, 168 second opcode map after 1FH 183 set carry flag 167, 168 set register pointer 168 shift right arithmatic 170 shift right logical 170 signal descriptions 11 software trap 169 source operand 165 SP 165 SRA 170 src 165 SRL 170 SRP 168 stack pointer 165 **STOP 168** stop mode 30, 168 stop mode recovery sources 26 using a GPIO port pin transition 27, 28 using watch-dog timer time-out 27 **SUB 167** subtract 167 subtract - extended addressing 167 subtract with carry 167 subtract with carry - extended addressing 167 **SUBX 167 SWAP 170** swap nibbles 170 symbols, additional 165

Т

Table 134. Power Consumption Reference Table 197 **TCM 167 TCMX 167** test complement under mask 167 test complement under mask - extended addressing 167 test under mask 167 test under mask - extended addressing 167 tiing diagram, voltage measurement 100 timer signals 11 timers 68 architecture 68 block diagram 69 capture mode 77, 78, 89, 90 capture/compare mode 81, 89 compare mode 79, 89 continuous mode 70, 89 counter mode 71, 72 counter modes 89 gated mode 80, 89 one-shot mode 69, 89 operating mode 69 PWM mode 74, 75, 89, 90 reading the timer count values 82