



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	eZ8
Core Size	8-Bit
Speed	20MHz
Connectivity	-
Peripherals	Brown-out Detect/Reset, LED, POR, PWM, WDT
Number of I/O	25
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Through Hole
Package / Case	28-DIP (0.600", 15.24mm)
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z8f0831pj020eg

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Warning: DO NOT USE THIS PRODUCT IN LIFE SUPPORT SYSTEMS.

LIFE SUPPORT POLICY

ZILOG'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF ZILOG CORPORATION.

As used herein

Life support devices or systems are devices which (a) are intended for surgical implant into the body or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

Document Disclaimer

©2012 Zilog, Inc. All rights reserved. Information in this publication concerning the devices, applications or technology described is intended to suggest possible uses and may be superseded. ZILOG, INC. DOES NOT ASSUME LIABILITY FOR OR PROVIDE A REPRESENTATION OF ACCURACY OF THE INFORMATION, DEVICES or TECHNOLOGY DESCRIBED IN THIS DOCUMENT. ZILOG ALSO DOES NOT ASSUME LIABILITY FOR INTELLECTUAL PROPERTY INFRINGEMENT RELATED IN ANY MANNER TO USE OF INFORMATION, DEVICES or TECHNOLOGY DESCRIBED HEREIN OR OTHERWISE. The information contained within this document has been verified according to the general principles of electrical and mechanical engineering.

Z8, Z8 Encore! and Z8 Encore! XP are trademarks or registered trademarks of Zilog, Inc. All other product or service names are the property of their respective owners.

Address (Hex)	Register Description	Mnemonic	Reset (Hex)	Page No
Interrupt Contro	oller (cont'd)			
FCE	Shared interrupt select	IRQSS	00	66
FCF	Interrupt control	IRQCTL	00	67
GPIO Port A				
FD0	Port A address	PAADDR	00	39
FD1	Port A control	PACTL	00	41
FD2	Port A input data	PAIN	XX	41
FD3	Port A output data	PAOUT	00	41
GPIO Port B				
FD4	Port B address	PBADDR	00	39
FD5	Port B control	PBCTL	00	41
FD6	Port B input data	PBIN	XX	41
FD7	Port B output data	PBOUT	00	41
GPIO Port C				
FD8	Port C address	PCADDR	00	39
FD9	Port C control	PCCTL	00	41
FDA	Port C input data	PCIN	XX	41
FDB	Port C output data	PCOUT	00	41
GPIO Port D				
FDC	Port D address	PDADDR	00	39
FDD	Port D control	PDCTL	00	41
FDE	Reserved		XX	
FDF	Port D output data	PDOUT	00	41
FE0–FEF	Reserved	_	XX	
Watchdog Time	r (WDT)			
FF0	Reset status	RSTSTAT	XX	95
	Watchdog Timer control	WDTCTL	XX	95
FF1	Watchdog Timer reload upper byte	WDTU	FF	96
FF2	Watchdog Timer reload high byte	WDTH	FF	96
FF3	Watchdog Timer reload low byte	WDTL	FF	97
FF4–FF5	Reserved		XX	

Table 8. Register File Address Map (Continued)

Note: XX = Undefined.

Low-Power Modes

The Z8 Encore! F0830 Series products contain power saving features. The highest level of power reduction is provided by the STOP Mode. The next level of power reduction is provided by the HALT Mode.

Further power savings can be implemented by disabling the individual peripheral blocks while in NORMAL Mode.

The user must not enable the pull-up register bits for unused GPIO pins, since these ports are default output to VSS. Unused GPIOs include those missing on 20-pin packages, as well as those missing on the ADC-enabled 28-pin packages.

STOP Mode

Executing the eZ8 CPU's STOP instruction places the device into STOP Mode. In STOP Mode, the operating characteristics are:

- Primary crystal oscillator and Internal Precision Oscillator are stopped; XIN and XOUT (if previously enabled) are disabled and PA0/PA1 revert to the states programmed by the GPIO registers
- System clock is stopped
- eZ8 CPU is stopped
- Program counter (PC) stops incrementing
- Watchdog Timer's internal RC oscillator continues to operate if enabled by the Oscillator Control Register
- If enabled, the Watchdog Timer logic continues to operate
- If enabled for operation in STOP Mode by the associated Flash option bit, the Voltage Brown-Out protection circuit continues to operate
- All other on-chip peripherals are idle

To minimize the current in STOP Mode, all GPIO pins that are configured as digital inputs must be driven to V_{DD} when the pull-up register bit is enabled or to one of power rail (V_{DD} or GND) when the pull-up register bit is disabled. The device can be brought out of STOP Mode using Stop Mode Recovery. For more information about Stop Mode Recovery, see *the* <u>Reset and Stop Mode Recovery</u> *chapter on page 21*.

is enabled, the timer output pin changes state (from Low to High or from High to Low) at timer reload.

Observe the following steps for configuring a timer for COUNTER Mode and for initiating the count:

- 1. Write to the Timer Control Register to:
 - Disable the timer
 - Configure the timer for COUNTER Mode
 - Select either the rising edge or falling edge of the timer input signal for the count. This selection also sets the initial logic level (High or Low) for the timer output alternate function. However, the timer output function is not required to be enabled.
- 2. Write to the Timer High and Low Byte registers to set the starting count value. This only affects the first pass in COUNTER Mode. After the first timer reload in COUNTER Mode, counting always begins at the reset value 0001H. In COUNTER Mode, the Timer High and Low Byte registers must be written with the value 0001H.
- 3. Write to the Timer Reload High and Low Byte registers to set the reload value.
- 4. If appropriate, enable the timer interrupt and set the timer interrupt priority by writing to the relevant interrupt registers.
- 5. Configure the associated GPIO port pin for the timer input alternate function.
- 6. If using the timer output function, configure the associated GPIO port pin for the timer output alternate function.
- 7. Write to the Timer Control Register to enable the timer.

In COUNTER Mode, the number of timer input transitions is calculated with the following equation:

Counter Mode Timer Input Transitions = Current Count Value – Start Value

COMPARATOR COUNTER Mode

In COMPARATOR COUNTER Mode, the timer counts the input transitions from the analog comparator output. The TPOL bit in the Timer Control Register determines whether the count occurs on the rising edge or the falling edge of the comparator output signal. In COMPARATOR COUNTER Mode, the prescaler is disabled.

Timer Reload High and Low Byte Registers

The Timer 0–1 Reload High and Low Byte (TxRH and TxRL) registers, shown in Tables 52 and 53, store a 16-bit reload value, {TRH[7:0], TRL[7:0]}. Values written to the Timer Reload High Byte Register are stored in a temporary holding register. When a write to the Timer Reload Low Byte Register occurs, the temporary holding register value is written to the Timer High Byte Register. This operation allows simultaneous updates of the 16-bit timer reload value. In COMPARE Mode, the Timer Reload High and Low Byte registers store the 16-bit compare value.


Bit	7	6	5	4	3	2	1	0		
Field	TRH									
RESET	1	1	1	1	1	1	1	1		
R/W	R/W	R/W	N R/W R/W R/W R/W R/W							
Address		F02H, F0AH								

Table 52. Timer 0–1 Reload High Byte Register (TxRH)


Table 53. Timer 0–1 Reload Low Byte Register (TxRL)

Bit	7	6	5	4	3	2	1	0	
Field	TRL								
RESET	1	1 1 1 1 1 1						1	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Address	F03H, F0BH								

Bit	Description
[7:0]	Timer Reload Register High and Low
TRH, TRL	These two bytes form the 16-bit reload value, {TRH[7:0], TRL[7:0]}. This value sets the max- imum count value, which initiates a timer reload to 0001H. In COMPARE Mode, these two bytes form the 16-bit compare value.









Bit	Description (Continued)
[4] XTLDIS	 State of the Crystal Oscillator at Reset This bit enables only the crystal oscillator. Selecting the crystal oscillator as the system clock must be performed manually. 0 = The crystal oscillator is enabled during reset, resulting in longer reset timing. 1 = The crystal oscillator is disabled during reset, resulting in shorter reset timing.
[3:0]	Reserved These bits are reserved and must be programmed to 1111.

Trim Bit Address Space

All available trim bit addresses and their functions are listed in Tables 83 through 90.

Debug Command	Command Byte	Enabled when not in DEBUG Mode?	Disabled by Flash Read Protect Option Bit
Read Program Memory CRC	0EH	-	-
Reserved	0FH	-	-
Step Instruction	10H	-	Disabled
Stuff Instruction	11H	-	Disabled
Execute Instruction	12H	-	Disabled
Reserved	13H–FFH	_	_

Table 95. On-Chip Debugger Command Summary (Continued)

In the following bulleted list of OCD commands, data and commands sent from the host to the OCD are identified by DBG \leftarrow Command/Data. Data sent from the OCD back to the host is identified by DBG Data.

Read OCD Revision (00H). The read OCD revision command determines the version of the On-Chip Debugger. If OCD commands are added, removed or changed this revision number changes.

```
DBG \leftarrow 00H
DBG \rightarrow OCDRev[15:8] (Major revision number)
DBG \rightarrow OCDRev[7:0] (Minor revision number)
```

Read OCD Status Register (02H). The read OCD Status Register command reads the OCDSTAT register.

```
DBG \leftarrow 02H
DBG \rightarrow OCDSTAT[7:0]
```

Read Runtime Counter (03H). The runtime counter counts system clock cycles in between breakpoints. The 16-bit runtime counter counts from 0000H and stops at the maximum count of FFFFH. The runtime counter is overwritten during the write memory, read memory, write register, read register, read memory CRC, step instruction, stuff instruction and execute instruction commands.

```
DBG \leftarrow 03H
DBG \rightarrow RuntimeCounter[15:8]
DBG \rightarrow RuntimeCounter[7:0]
```

Write OCD Control Register (04H). The write OCD Control Register command writes the data that follows to the OCDCTL register. When the Flash read protect option bit is enabled, the DBGMODE bit (OCDCTL[7]) can only be set to 1, it cannot be cleared to 0. To return the device to normal operating mode, the device must be reset.

```
DBG \leftarrow 04H
DBG \leftarrow OCDCTL[7:0]
```

Crystal Oscillator

The products in the Z8 Encore! F0830 Series contain an on-chip crystal oscillator for use with external crystals with 32kHz to 20MHz frequencies. In addition, the oscillator supports external RC networks with oscillation frequencies up to 4MHz or ceramic resonators with frequencies up to 8MHz. The on-chip crystal oscillator can be used to generate the primary system clock for the internal eZ8 CPU and the majority of its on-chip peripherals. Alternatively, the X_{IN} input pin can also accept a CMOS-level clock input signal (32kHz–20MHz). If an external clock generator is used, the X_{OUT} pin must remain unconnected. The on-chip crystal oscillator also contains a clock filter function. To see the settings for this clock filter, see Table 90 on page 133. By default, however, this clock filter is disabled; therefore, no divide to the input clock (namely, the frequency of the signal on the X_{IN} input pin) can determine the frequency of the system clock when using the default settings.

Note: Although the X_{IN} pin can be used as an input for an external clock generator, the CLKIN pin is better suited for such use. See *the* System Clock Selection *section on page 151* for more information.

Operating Modes

The Z8 Encore! F0830 Series products support the following four OSCILLATOR Modes:

- Minimum power for use with very low frequency crystals (32kHz to 1MHz)
- Medium power for use with medium frequency crystals or ceramic resonators (0.5 MHz to 8MHz)
- Maximum power for use with high frequency crystals (8MHz to 20MHz)
- On-chip oscillator configured for use with external RC networks (<4MHz)

The OSCILLATOR Mode is selected using user-programmable Flash option bits. See the <u>Flash Option Bits</u> chapter on page 124 for more information.

Crystal Oscillator Operation

The XTLDIS Flash option bit controls whether the crystal oscillator is enabled during reset. The crystal may later be disabled after reset if a new oscillator has been selected as the system clock. If the crystal is manually enabled after reset through the OSCCTL Reg-

ister, the user code must wait at least 5000 IPO cycles for the crystal to stabilize. After this period, the crystal oscillator may be selected as the system clock.

Figure 25 displays a recommended configuration for connection with an external fundamental-mode, parallel-resonant crystal operating at 20MHz. Recommended 20MHz crystal specifications are provided in Table 100. Resistor R₁ is optional and limits total power dissipation by the crystal. Printed circuit board layout must add no more than 4pF of stray capacitance to either the X_{IN} or X_{OUT} pins. If oscillation does not occur, reduce the values of capacitors C₁ and C₂ to decrease loading.




Figure 25. Recommended 20MHz Crystal Oscillator Configuration

Parameter	Value	Units	Comments
Frequency	20	MHz	
Resonance	Parallel		
Mode	Fundamental		
Series Resistance (R _S)	60	Ω	Maximum
Load Capacitance (CL)	30	pF	Maximum
Shunt Capacitance (C ₀)	7	pF	Maximum
Drive Level	1	mW	Maximum

Abbreviation	Description	Abbreviation	Description
b	Bit position	IRR	Indirect Register Pair
СС	Condition code	р	Polarity (0 or 1)
Х	8-bit signed index or displace- ment	r	4-bit Working Register
DA	Destination address	R	8-bit register
ER	Extended Addressing Register	r1, R1, Ir1, Irr1, IR1, rr1, RR1, IRR1, ER1	Destination address
IM	Immediate data value	r2, R2, Ir2, Irr2, IR2, rr2, RR2, IRR2, ER2	Source address
Ir	Indirect Working Register	RA	Relative
IR	Indirect Register	rr	Working Register Pair
Irr	Indirect Working Register Pair	RR	Register Pair

Table 114. Op Code Map Abbreviations

Electrical Characteristics

The data in this chapter represents all known data prior to qualification and characterization of the F0830 Series of products, and is therefore subject to change. Additional electrical characteristics may be found in the individual chapters of this document.

Absolute Maximum Ratings

Stresses greater than those listed in Table 115 may cause permanent damage to the device. These ratings are stress ratings only. Operation of the device at any condition outside those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. For improved reliability, tie unused inputs to one of the supply voltages (V_{DD} or V_{SS}).

Parameter	Minimum	Maximum	Units	Notes
Ambient temperature under bias	0	+105	°C	
Storage temperature	-65	+150	°C	
Voltage on any pin with respect to V _{SS}	-0.3	+5.5	V	
Voltage on V_{DD} pin with respect to V_{SS}	-0.3	+3.6	V	
Maximum current on input and/or inactive output pin	-5	+5	μA	
Maximum output current from active output pin	-25	+25	mA	
20-pin Packages Maximum Ratings at 0°C to 70°C				
Total power dissipation		430	mW	
Maximum current into V_{DD} or out of V_{SS}		120	mA	
28-pin Packages Maximum Ratings at 0°C to 70°C				
Total power dissipation		450	mW	
Maximum current into V _{DD} or out of V _{SS}		125	mA	

Table 115. Absolute Maximum Ratings

DC Characteristics

Table 116 lists the DC characteristics of the Z8 Encore! F0830 Series products. All voltages are referenced to V_{SS} , the primary system ground.

	T _A = 0°C to +70°C		$T_A = -40^{\circ}C \text{ to } +105^{\circ}C$					
Parameter	Min	Тур	Max	Min	Тур	Max	Units	Conditions
Supply Voltage				2.7	_	3.6	V	Power supply noise not to exceed 100mV peak to peak
Low Level Input Voltage				-0.3	_	0.3*V _D D	V	For all input pins except RESET.
Low Level Input Voltage				-0.3	_	0.8	V	For RESET.
High Level Input Voltage				2.0	-	5.5	V	For all input pins without analog or oscillator func- tion.
High Level Input Voltage				2.0	_	V _{DD} +0. 3	V	For those pins with ana- log or oscillator function.
Low Level Output Voltage				-	-	0.4	V	$I_{OL} = 2mA; V_{DD} = 3.0V$ High Output Drive disabled.
High Level Output Voltage				2.4	_	-	V	$I_{OH} = -2 \text{ mA}; V_{DD} = 3.0 \text{ V}$ High Output Drive dis- abled.
Low Level Output Voltage				-	_	0.6	V	$I_{OL} = 20$ mA; $V_{DD} = 3.3$ V High Output Drive enabled.
High Level Output Voltage				2.4	_	-	V	$I_{OH} = -20 \text{ mA};$ $V_{DD} = 3.3 \text{ V}$ High Output Drive enabled.
Input Leakage Current				-5	_	+5	μA	$V_{DD} = 3.6 \text{V};$ $V_{IN} = V_{DD} \text{ or } V_{SS}^{1}$
Tristate Leakage Current				-5	_	+5	μA	V _{DD} = 3.6 V
	Supply Voltage Low Level Input Voltage High Level Input Voltage High Level Input Voltage Low Level Output Voltage Low Level Output Voltage High Level Output Voltage High Level Output Voltage Input Leakage Current	ParameterMinSupply VoltageImSupply VoltageImLow Level Input VoltageImLow Level Input VoltageImHigh Level Input VoltageImHigh Level Input VoltageImLow Level Output VoltageImHigh Level Input VoltageImSupply VoltageImInput Leakage CurrentImput Leakage	ParameterMinTypSupply VoltageImage: Constant of the second of the s	ParameterMinTypMaxSupply VoltageImage: Supply VoltageImage: Supply VoltageImage: Supply VoltageLow Level Input VoltageImage: Supply VoltageImage: Supply VoltageImage: Supply VoltageHigh Level Input VoltageImage: Supply VoltageImage: Supply VoltageImage: Supply VoltageHigh Level Input VoltageImage: Supply VoltageImage: Supply VoltageImage: Supply VoltageHigh Level Output VoltageImage: Supply VoltageImage: Supply VoltageImage: Supply VoltageHigh Level Output VoltageImage: Supply VoltageImage: Supply VoltageImage: Supply VoltageHigh Level Output VoltageImage: Supply VoltageImage: Supply VoltageImage: Supply VoltageInput Leakage CurrentImage: Supply VoltageImage: Supply VoltageImage: Supply VoltageInput Leakage CurrentImage: Supply VoltageImage: Supply VoltageImage: Supply Voltage	NumNumNumParameterMinTypMaxMinSupply Voltage2.72.7Low Level Input Voltage-0.3-0.3Low Level Input Voltage-0.3-0.3High Level Input Voltage2.02.0High Level Input Voltage2.0-0.3High Level Input Voltage2.0-0.3Low Level Output Voltage-0.32.0High Level Input Voltage2.0-0.3High Level Output Voltage-0.3-0.3High Level Output Voltage-0.3-0.3Low Level Output Voltage-0.3-0.3Input Leakage Current-5-5Tristate Leakage-5-5	ParameterMinTypMaxMinTypSupply Voltage2.7-Low Level Input Voltage-0.3-Low Level Input Voltage-0.3-High Level Input Voltage2.0-High Level Input Voltage2.0-High Level Input Voltage2.0-Low Level Output VoltageHigh Level Input Voltage2.0-High Level Output VoltageHigh Level Output VoltageLow Level Output VoltageHigh Level Output VoltageInput Leakage Current-5-Tristate Leakage-5-	ParameterMinTypMaxMinTypMaxSupply Voltage 2.7 $ 3.6$ Low Level Input Voltage -0.3 D $ 0.3^*V_D$ DLow Level Input Voltage -0.3 D $ 0.3^*V_D$ DHigh Level Input Voltage -0.3 D $ 0.3^*V_D$ DHigh Level Input 	ParameterMinTypMaxMinTypMaxUnitsSupply Voltage 2.7 $ 3.6$ VLow Level Input Voltage -0.3 $ 0.3^*V_D$ DV DLow Level Input Voltage -0.3 $ 0.3^*V_D$ DV DLow Level Input Voltage -0.3 $ 0.3^*V_D$ DV DHigh Level Input Voltage 2.0 $ 5.5$ SVHigh Level Input Voltage 2.0 $ V_{DD}+0.$ SV SHigh Level Input Voltage 2.0 $ 0.4$ SVLow Level Output Voltage $ 0.4$ VHigh Level Output Voltage 2.4 $ -$ VHigh Level Output Voltage 2.4 $ V$ High Level Output Voltage 2.4 $ V$ High Level Output Voltage -5 $ +5$ μ A

Table 116. DC Characteristics	6. DC Characteristics
-------------------------------	-----------------------

Notes:

1. This condition excludes all pins that have on-chip pull-ups, when driven Low.

2. These values are provided for design guidance only and are not tested in production.

3. See Figure 31 for HALT Mode current.

		T _A = 0)°C to -	⊦70°C	$T_A = -4$	10°C to	+105°C		
Symbol	Parameter	Min	Тур	Мах	Min	Тур	Max	Units	Conditions
I _{LED}	Controlled				1.5	3	4.5	mA	See GPIO section on
	Current Drive				2.8	7	10.5	mA	LED description
					7.8	13	19.5	mA	-
					12	20	30	mA	-
C _{PAD}	GPIO Port Pad Capacitance				_	8.0 ²	_	pF	TBD
C _{XIN}	XIN Pad Capacitance				-	8.0 ²	-	pF	TBD
C _{XOUT}	XOUT Pad Capacitance				-	9.5 ²	-	pF	TBD
I _{PU}	Weak Pull-up Current				50	120	220	μA	V _{DD} = 2.7 - 3.6V
ICCH ³	Supply Current in HALT Mode					TBD		mA	TBD
ICCS	Supply Current in STOP Mode			2			8	μA	Without Watchdog Timer running

Table 116. DC Characteristics (Continued)

Notes:

1. This condition excludes all pins that have on-chip pull-ups, when driven Low.

2. These values are provided for design guidance only and are not tested in production.

3. See Figure 31 for HALT Mode current.

186

		T _A =	0°C to -	⊦70°C		= -40°C +105°C				
Symbol	Parameter	Min	Тур	Max	Min	Typ ¹	Max	Units	Conditions	
T _{POR}	Power-On Reset Digital Delay				TBD	13	TBD	μs	66 Internal Preci- sion Oscillator cycles	
T _{POR}	Power-On Reset Digital Delay				TBD	8	TBD	ms	5000 Internal Pre- cision Oscillator cycles	
T _{SMR}	Stop Mode Recovery with crystal oscillator disabled				TBD	13	TBD	μs	66 Internal Preci- sion Oscillator cycles	
T _{SMR}	Stop Mode Recovery with crystal oscillator enabled				TBD	8	TBD	ms	5000 Internal Pre- cision Oscillator cycles	
T _{VBO}	Voltage Brown-Out Pulse Rejection Period				_	10	_	μs	V _{DD} < V _{VBO} to gen erate a Reset.	
T _{RAMP}	Time for V_{DD} to transition from V_{SS} to V_{POR} to ensure valid Reset				0.10	_	100	ms		

Table 118. Power-On Reset and Voltage Brown-Out Electrical Characteristics and Timing

ance only and are not tested in production.

	V _{DD} = 2.7 to 3.6V T _A = 0°C to +70°C				V _{DD} = 2.7 to 3.6V T _A = -40°C to +105°C				
Parameter	Min	Тур	Max	Min	Тур	Max	Units	Notes	
NVDS Byte Read Time				71	-	258	μs	Withsystemclockat 20MHz	
NVDS Byte Pro- gram Time				126	-	136	μs	Withsystemclockat 20MHz	
Data Retention				10	_	_	years	25°C	
Endurance				100,000	-	-	cycles	Cumulative write cycles for entire memory	

Table 121. Nonvolatile Data Storage

Note: For every 200 writes, a maintenance operation is necessary. In this rare occurrence, the write can take up to 58 ms to complete.

Table 122. Analog-to-Digital Converter Electrical Characteristics and Timing

			= 2.7 to 0°C to +			= 2.7 to 40°C to			
Symbol	Parameter	Min	Тур	Max	Min	Тур	Мах	Units	Conditions
	Resolution				_	10	_	bits	
	Differential Nonlinearity (DNL) ¹				-1	-	+4	LSB	
	Integral Nonlinearity (INL) ¹				-5	_	+5	LSB	
	Gain Error					15		LSB	
	Offset Error				-15	_	15	LSB	PDIP package
	-				-9	-	9	LSB	Other packages
V _{REF}	On chip reference				1.9	2.0	2.1	V	
	Active Power Consumption					4		mA	
	Power Down Current						1	μA	

Note: ¹When the input voltage is lower than 20mV, the conversion error is out of spec.

193

>

Hex Address: F09

Table 139. Timer 1 Low Byte Register (T1L)

Bit	7	6	5	4	3	2	1	0		
Field				Т	L					
RESET	0	0	0	0	0	0	0	1		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Address		F09H								

Hex Address: F0A

Table 140. Timer 1 Reload High Byte Register (T1RH)

Bit	7	6	5	4	3	2	1	0		
Field				TF	RH					
RESET	1	1	1	1	1	1	1	1		
R/W	R/W	R/W R/W R/W R/W R/W R/W R/W								
Address		FOAH								

Hex Address: F0B

Table 141. Timer 1 Reload Low Byte Register (T1RL)

Bit	7	6	5	4	3	2	1	0		
Field				TF	RL					
RESET	1	1	1	1	1	1	1	1		
R/W	R/W	R/W R/W R/W R/W R/W R/W R/W								
Address		F0BH								

Hex Address: F0C

Table 142. Timer 1 PWM High Byte Register (T1PWMH)

Bit	7	6	5	4	3	2	1	0		
Field		PWMH								
RESET	0	0	0	0	0	0	0	0		
R/W	R/W	R/W R/W R/W R/W R/W R/W R/W								
Address		FOCH								

Hex Address: F0D

Table 143. Timer 1 PWM Low Byte Register (T1PWML)

Bit	7	6	5	4	3	2	1	0		
Field				PW	′ML					
RESET	0	0	0	0	0	0	0	0		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Address		FODH								

Hex Address: F0E

Table 144. Timer 1 Control Register 0 (T1CTL0)

Bit	7	6	5	4	3	2	1	0		
Field	TMODEHI	TICO	NFIG	Reserved			INPCAP			
RESET	0	0	0	0	0	0	0	0		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Address		F0EH								

Hex Address: F0F

Table 145. Timer 1 Control Register 1 (T1CTL1)

Bit	7	6	5	4	3	2	1	0	
Field	TEN	TPOL	PRES TMODE						
RESET	0	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Address		F0FH							

Hex Addresses: F10–F6F

This address range is reserved.

Hex Address: F71

This address range is reserved.

Hex Address: F72

Table 147. ADC Data High Byte Register (ADCD_H)

Bit	7	6	5	4	3	2	1	0	
Field	ADCDH								
RESET	Х								
R/W	R								
Address				F7	2H				

Bit	Description
[7:0]	ADC High Byte 00h–FFh = The last conversion output is held in the data registers until the next ADC conver- sion is completed.

Hex Address: F73

Table 148. ADC Data Low Bits Register (ADCD_L)

Bit	7	6	5	4	3	2	1	0		
Field	ADO	CDL	Reserved							
RESET)	X X								
R/W	F	२	R							
Address	F73H									

Bit Position	Description
[7:6]	ADC Low Bits 00–11b = These bits are the two least significant bits of the 10-bit ADC output. These bits are undefined after a reset. The low bits are latched into this register whenever the ADC Data High Byte Register is read.
[5:0]	Reserved These bits are reserved and must be programmed to 000000.

Hex Address: FF1

Table 186. Watchdog Timer Reload Upper Byte Register (WDTU)

Bit	7	6	5	4	3	2	1	0	
Field	WDTU								
RESET	0	0 0 0 0 0 0 0 0							
R/W	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	
Address	FF1H								
Note: *Read returns the current WDT count value; write sets the appropriate reload value.									

Hex Address: FF2

Table 187. Watchdog Timer Reload High Byte Register (WDTH)

Bit	7	6	5	4	3	2	1	0	
Field	WDTH								
RESET	0	0	0	0	0	1	0	0	
R/W	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	
Address	FF2H								
Note: *Rea	Note: *Read returns the current WDT count value; write sets the appropriate reload value.								

Hex Address: FF3

Table 188. Watchdog Timer Reload Low Byte Register (WDTL)

Bit	7	6	5	4	3	2	1	0
Field	WDTL							
RESET	0	0	0	0	0	0	0	0
R/W	R/W*							
Address	FF3H							
Note: *Read returns the current WDT count value; write sets the appropriate reload value.								

Hex Addresses: FF4–FF5

This address range is reserved.