

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Product Status Core Processor Core Size	Active eZ8 8-Bit
Core Size	8-Bit
Speed	20MHz
Connectivity	-
Peripherals	Brown-out Detect/Reset, LED, POR, PWM, WDT
Number of I/O	25
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Through Hole
Package / Case	28-DIP (0.600", 15.24mm)
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z8f0831pj020sg

Table of Contents

List of Tables xi Overview xi Features Part Selection Guide Block Diagram 20 CPU and Peripheral Overview 30 General Purpose Input/Output 40 Flash Controller 41 Nonvolatile Data Storage 11 Internal Precision Oscillator 10 External Crystal Oscillator 10 External Crystal Oscillator 10 Internal Precision Oscillator 10 Internal Precision Oscillator 10 External Crystal Oscillator 10 External Crystal Oscillator 10 External Crystal Oscillator 10 External Crystal Oscillator 10 Bit Analog-to-Digital Converter 40 Analog Comparator 10 Timers 10 Interrupt Controller 10 Reset Controller 10 On-Chip Debugger 10 Acronyms and Expansions 10 Pin Description 10 Available Packages 11 Pin Configurations 12 <td< th=""><th>Revision Historyii</th></td<>	Revision Historyii
Overview Features Part Selection Guide Block Diagram CPU and Peripheral Overview General Purpose Input/Output Flash Controller Nonvolatile Data Storage Internal Precision Oscillator External Crystal Oscillator 10-Bit Analog-to-Digital Converter Analog Comparator Timers Interrupt Controller Reset Controller On-Chip Debugger Acronyms and Expansions Pin Description Available Packages Pin Configurations Signal Descriptions 1 Pin Characteristics 1 Address Space Register File Program Memory 1 Data Memory Flash Information Area Register Map Reset Types Reset Types 2 Reset Types 2 Reset Types 2 Reset Types 2 Reset Sources 2	List of Figures
Features Part Selection Guide Block Diagram CPU and Peripheral Overview General Purpose Input/Output Flash Controller Nonvolatile Data Storage Internal Precision Oscillator External Crystal Oscillator 10-Bit Analog-to-Digital Converter Analog Comparator Timers Interrupt Controller Reset Controller On-Chip Debugger Acronyms and Expansions Pin Description Available Packages Pin Configurations Signal Descriptions 1 Pin Characteristics 1 Address Space Register File Program Memory 1 Data Memory Flash Information Area Reset and Stop Mode Recovery Reset Types Reset Types Reset Types Reset Sources 2 Reset Types Reset Sources 2 Reset Sourc	List of Tables
Part Selection Guide Block Diagram CPU and Peripheral Overview General Purpose Input/Output Flash Controller 4 Nonvolatile Data Storage Internal Precision Oscillator External Crystal Oscillator 5 10-Bit Analog-to-Digital Converter 4 Analog Comparator 7 Timers 1 Interrupt Controller 6 Reset Controller 6 On-Chip Debugger 6 Acronyms and Expansions 6 Pin Description 7 Available Packages 7 Pin Configurations 7 Signal Descriptions 1 Pin Characteristics 1 Address Space 1 Register File 14 Program Memory 15 Data Memory 16 Flash Information Area 16 Reset and Stop Mode Recovery 2 Reset Types 2 Reset Sources 2	Overview
Block Diagram CPU and Peripheral Overview General Purpose Input/Output Flash Controller Nonvolatile Data Storage Internal Precision Oscillator External Crystal Oscillator 10-Bit Analog-to-Digital Converter Analog Comparator Timers Interrupt Controller Reset Controller On-Chip Debugger Acronyms and Expansions Pin Description Available Packages Pin Configurations Signal Descriptions 1 Pin Characteristics 1 Register File Program Memory 1 Data Memory 1 Flash Information Area 1 Register Map Reset Types 2 Reset Types 1 Reset Types 2 Reset Types 2 Reset Types 2 Reset Sources 2 2	Features
CPU and Peripheral Overview General Purpose Input/Output Flash Controller Nonvolatile Data Storage Internal Precision Oscillator External Crystal Oscillator 10-Bit Analog-to-Digital Converter Analog Comparator Timers Interrupt Controller Reset Controller On-Chip Debugger Acronyms and Expansions Pin Description Available Packages Pin Configurations Signal Descriptions Signal Descriptions 1 Pin Characteristics 1 Address Space 1 Register File Program Memory Data Memory Flash Information Area Register Map 1 Reset and Stop Mode Recovery Reset Types Reset Types Reset Sources 2 Reset Sources 2 Reset Sources	Part Selection Guide
General Purpose Input/Output 4 Flash Controller 4 Nonvolatile Data Storage 5 Internal Precision Oscillator 5 External Crystal Oscillator 6 10-Bit Analog-to-Digital Converter 6 Analog Comparator 7 Timers 7 Interrupt Controller 6 On-Chip Debugger 6 Acronyms and Expansions 6 Pin Description 7 Available Packages 7 Pin Configurations 7 Signal Descriptions 1 Pin Characteristics 1 Address Space 1 Register File 1 Program Memory 1 Data Memory 1 Flash Information Area 1 Reset and Stop Mode Recovery 2 Reset Types 2 Reset Sources 2	Block Diagram
Flash Controller 4 Nonvolatile Data Storage 1 Internal Precision Oscillator 2 External Crystal Oscillator 10-Bit Analog-to-Digital Converter Analog Comparator 2 Timers 3 Interrupt Controller 4 Reset Controller 6 On-Chip Debugger 6 Acronyms and Expansions 6 Pin Description 7 Available Packages 7 Pin Configurations 1 Signal Descriptions 1 Pin Characteristics 1 Address Space 14 Register File 14 Program Memory 15 Data Memory 10 Flash Information Area 16 Register Map 17 Reset and Stop Mode Recovery 2 Reset Types 2 Reset Sources 2	CPU and Peripheral Overview
Nonvolatile Data Storage Internal Precision Oscillator External Crystal Oscillator 20-Bit Analog-to-Digital Converter Analog Comparator 3-Bit Analog-to-Digital Converter Analog Comparator 3-Bit Analog-to-Digital Converter Analog Comparator 3-Bit Analog-to-Digital Converter Timers 3-Bit Analog-to-Digital Converter Interrupt Controller 3-Bit Analog-to-Digital Converter On-Chip Debugger 3-Bit Acronyms and Expansions Pin Description 3-Bit Analog-to-Digital Converter Available Packages 3-Bit Analog-to-Digital Converter Pin Description 3-Bit Analog-to-Digital Converter Available Packages 3-Bit Analog-to-Digital Converter Pin Description 3-Bit Analog-to-Digital Converter Available Packages 3-Bit Analog-to-Digital Converter Pin Description 3-Bit Analog-to-Digital Converter Available Packages 3-Bit Analog-to-Digital Converter Pin Description 3-Bit Analog-to-Digital Converter Acronyms and Expansions 3-Bit Analog-to-Digital Converter Acronyms and Expansions 3-Bit Analog-to-Digital Converter Pin Description 3-Bit Analog-to-Digital Converter	General Purpose Input/Output
Internal Precision Oscillator External Crystal Oscillator 10-Bit Analog-to-Digital Converter Analog Comparator Timers Interrupt Controller Reset Controller On-Chip Debugger Acronyms and Expansions On-Chip Debugger Acronyms and Expansions On-Chip Debugger Available Packages Pin Configurations Signal Descriptions 1 Pin Characteristics 1 Address Space 1 Register File 14 Program Memory 15 Data Memory 16 Flash Information Area 16 Register Map 17 Reset and Stop Mode Recovery 2 Reset Types 2 Reset Sources 25	Flash Controller
External Crystal Oscillator 10-Bit Analog-to-Digital Converter Analog Comparator Timers Interrupt Controller Reset Controller On-Chip Debugger Acronyms and Expansions Pin Description Available Packages Pin Configurations Signal Descriptions 11 Pin Characteristics 12 Address Space Register File Program Memory Data Memory Flash Information Area Register Map Reset and Stop Mode Recovery Reset Types Reset Types Reset Sources 22 Reset Sources 22	Nonvolatile Data Storage
External Crystal Oscillator 10-Bit Analog-to-Digital Converter Analog Comparator Timers Interrupt Controller Reset Controller On-Chip Debugger Acronyms and Expansions Pin Description Available Packages Pin Configurations Signal Descriptions 11 Pin Characteristics 12 Address Space Register File Program Memory Data Memory Flash Information Area Register Map Reset and Stop Mode Recovery Reset Types Reset Types Reset Sources 22 Reset Sources 22	Internal Precision Oscillator
10-Bit Analog-to-Digital Converter Analog Comparator Timers State of Controller Reset Controller On-Chip Debugger Acronyms and Expansions On-Chip Debugger Pin Description Available Packages Pin Configurations 1 Signal Descriptions 1 Pin Characteristics 1 Address Space 1 Register File 1 Program Memory 1 Data Memory 1 Flash Information Area 1 Register Map 1 Reset and Stop Mode Recovery 2 Reset Types 2 Reset Sources 2	
Analog Comparator 1 Timers 2 Interrupt Controller 3 Reset Controller 4 On-Chip Debugger 5 Acronyms and Expansions 6 Pin Description 7 Available Packages 7 Pin Configurations 1 Signal Descriptions 1 Pin Characteristics 1 Address Space 1 Register File 1 Program Memory 1 Data Memory 1 Flash Information Area 1 Register Map 1 Reset and Stop Mode Recovery 2 Reset Types 2 Reset Sources 2	
Timers Interrupt Controller Reset Controller 6 On-Chip Debugger 6 Acronyms and Expansions 6 Pin Description 7 Available Packages 7 Pin Configurations 1 Signal Descriptions 1 Pin Characteristics 1 Address Space 1 Register File 14 Program Memory 12 Data Memory 16 Flash Information Area 16 Register Map 1 Reset and Stop Mode Recovery 2 Reset Types 2 Reset Sources 2	
Interrupt Controller Reset Controller On-Chip Debugger On-Chip Debugger Acronyms and Expansions On-Chip Debugger Acronyms and Expansions On-Chip Debugger Pin Description Available Packages Pin Configurations 1 Signal Descriptions 1 Pin Characteristics 1 Address Space 1 Register File 1 Program Memory 1 Data Memory 1 Flash Information Area 1 Register Map 1 Reset and Stop Mode Recovery 2 Reset Types 2 Reset Sources 2	
Reset Controller On-Chip Debugger Acronyms and Expansions Pin Description Available Packages Pin Configurations Signal Descriptions 1 Pin Characteristics 1 Address Space 1 Register File Program Memory Data Memory 1 Flash Information Area 1 Register Map 1 Reset and Stop Mode Recovery Reset Types Reset Sources 2 Reset Sources 2 2 Reset Sources 2 2 2 2 2 3 3 4 3 4 4 5 6 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7	
On-Chip Debugger Acronyms and Expansions Pin Description Available Packages Pin Configurations Signal Descriptions 1 Pin Characteristics 1 Address Space 14 Register File 14 Program Memory 15 Data Memory 16 Flash Information Area 16 Register Map 17 Reset and Stop Mode Recovery Reset Types 2 Reset Sources 22	
Acronyms and Expansions 6 Pin Description 7 Available Packages 7 Pin Configurations 1 Signal Descriptions 1 Pin Characteristics 1 Address Space 1 Register File 1 Program Memory 1 Data Memory 1 Flash Information Area 1 Register Map 1 Reset and Stop Mode Recovery 2 Reset Types 2 Reset Sources 2	
Pin Description Available Packages Pin Configurations Signal Descriptions Pin Characteristics 12 Address Space Register File Program Memory Data Memory Flash Information Area 16 Register Map 17 Reset and Stop Mode Recovery Reset Types Reset Sources 22 Reset Sources 23	
Available Packages Pin Configurations Signal Descriptions Pin Characteristics 1 Address Space Register File Program Memory Data Memory Flash Information Area 1 Register Map 1 Reset and Stop Mode Recovery Reset Types Reset Sources 2 2 8 8 1 7 1 7 1 7 1 7 1 7 1 7 1 7 1 7 1 7	•
Pin Configurations7Signal Descriptions1Pin Characteristics1Address Space14Register File12Program Memory15Data Memory16Flash Information Area16Register Map17Reset and Stop Mode Recovery2Reset Types2Reset Sources2	
Signal Descriptions1Pin Characteristics1Address Space14Register File14Program Memory15Data Memory16Flash Information Area16Register Map17Reset and Stop Mode Recovery2Reset Types2Reset Sources2	<u> </u>
Pin Characteristics15Address Space14Register File14Program Memory15Data Memory16Flash Information Area16Register Map17Reset and Stop Mode Recovery2Reset Types2Reset Sources2	
Address Space 12 Register File 12 Program Memory 15 Data Memory 16 Flash Information Area 16 Register Map 17 Reset and Stop Mode Recovery 2 Reset Types 2 Reset Sources 2	7
Register File 14 Program Memory 15 Data Memory 16 Flash Information Area 16 Register Map 17 Reset and Stop Mode Recovery 2 Reset Types 2 Reset Sources 2	Pin Characteristics
Register File 14 Program Memory 15 Data Memory 16 Flash Information Area 16 Register Map 17 Reset and Stop Mode Recovery 2 Reset Types 2 Reset Sources 2	Address Space
Data Memory 10 Flash Information Area 110 Register Map 117 Reset and Stop Mode Recovery 21 Reset Types 22 Reset Sources 22	Register File
Flash Information Area	Program Memory
Flash Information Area	Data Memory
Reset and Stop Mode Recovery	
Reset Types	Register Map
Reset Types	Reset and Stop Mode Recovery
Reset Sources	
	• •

PS025113-1212 Table of Contents

Z8 Encore!® F0830 Series Product Specification

ΧV

Table 89.	Trim Option Bits at 0006H (TCLKFLT)
Table 90.	ClkFlt Delay Control Definition
Table 91.	Write Status Byte
Table 92.	Read Status Byte
Table 93.	NVDS Read Time
Table 94.	OCD Baud-Rate Limits
Table 95.	On-Chip Debugger Command Summary
Table 96.	OCD Control Register (OCDCTL)
Table 97.	OCD Status Register (OCDSTAT)
Table 98.	Oscillator Configuration and Selection
Table 99.	Oscillator Control Register (OSCCTL)
Table 100.	Recommended Crystal Oscillator Specifications
Table 101.	Assembly Language Syntax Example 1 163
Table 102.	Assembly Language Syntax Example 2
Table 103.	Notational Shorthand
Table 104.	Additional Symbols
Table 105.	Arithmetic Instructions
Table 106.	Bit Manipulation Instructions
Table 107.	Block Transfer Instructions
Table 108.	CPU Control Instructions
Table 109.	Load Instructions
Table 110.	Rotate and Shift Instructions
Table 111.	Logical Instructions
Table 112.	Program Control Instructions
Table 113.	eZ8 CPU Instruction Summary
Table 114.	Op Code Map Abbreviations
Table 115.	Absolute Maximum Ratings
Table 116.	DC Characteristics
Table 117.	AC Characteristics
Table 118.	Power-On Reset and Voltage Brown-Out Electrical Characteristics and Timing 190

PS025113-1212 List of Tables

CPU and Peripheral Overview

The eZ8 CPU, Zilog's latest 8-bit CPU, meets the continuing demand for faster and more code-efficient microcontrollers. The eZ8 CPU executes a superset of the original Z8 instruction set. The eZ8 CPU features include:

- Direct register-to-register architecture allows each register to function as an accumulator, improving execution time and decreasing the required program memory
- Software stack allows much greater depth in subroutine calls and interrupts than hardware stacks
- Compatible with existing Z8 CPU code
- Expanded internal register file allows access up to 4KB
- New instructions improve execution efficiency for code developed using high-level programming languages, including C
- Pipelined instruction fetch and execution
- New instructions for improved performance including BIT, BSWAP, BTJ, CPC, LDC, LDCI, LEA, MULT and SRL
- New instructions support 12-bit linear addressing of the register file
- Up to 10 MIPS operation
- C Compiler-friendly
- 2 to 9 clock cycles per instruction

For more information about the eZ8 CPU, refer to the <u>eZ8 CPU Core User Manual (UM0128)</u>, which is available for download on <u>www.zilog.com</u>.

General Purpose Input/Output

The Z8 Encore! F0830 Series features up to 25 port pins (Ports A–D) for general-purpose input/output (GPIO). The number of GPIO pins available is a function of package. Each pin is individually programmable.

Flash Controller

The Flash Controller programs and erases the Flash memory. It also supports protection against accidental programming and erasure.

Stop Mode Recovery Using the External RESET Pin

When the Z8 Encore! F0830 Series device is in STOP Mode and the external RESET pin is driven low, a system reset occurs. Because of a glitch filter operating on the RESET pin, the low pulse must be greater than the minimum width specified about 12 ns or it is ignored. The EXT bit in the Reset Status (RSTSTAT) Register is set.

Debug Pin Driven Low

Debug reset is initiated when the On-Chip Debugger detects any of the following error conditions on the DBG pin:

- Serial break (a minimum of nine continuous bits Low)
- Framing error (received STOP bit is Low)
- Transmit collision (simultaneous OCD and host transmission detected by the OCD)

When the Z8F0830 Series device is operating in STOP Mode, the debug reset will cause a system reset. The On-Chip Debugger block is not reset, but the remainder of the chip's operations go through a normal system reset. The POR bit in the Reset Status (RSTSTAT) Register is set to 1.

Reset Register Definitions

The following sections define the Reset registers.

Reset Status Register

The Reset Status (RSTSTAT) Register, shown in Table 12, is a read-only register that indicates the source of the most recent Reset event, Stop Mode Recovery event or Watchdog Timer time-out event. Reading this register resets the upper four bits to 0.

This register shares its address with the Watchdog Timer Control Register, which is write-only.

Port A-D Output Data Register

The Port A–D Output Data Register, shown in Table 30, controls the output data to the pins.

Table 30. Port A–D Output Data Register (PxOUT)

Bit	7	6	5	4	3	2	1	0
Field	POUT7	POUT6	POUT5	POUT4	POUT3	POUT2	POUT1	POUT0
RESET	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Address			FI	D3H, FD7H,	FDBH, FDF	H		

Bit	Description
[7:0]	Port Output Data
PxOUT	These bits contain the data to be driven to the port pins. The values are only driven if the corresponding pin is configured as an output and the pin is not configured for Alternate function operation.
	 0 = Drive a logical 0 (Low). 1= Drive a logical 1 (High). High value is not driven if the drain has been disabled by setting the corresponding port output Control Register bit to 1.

Note: x indicates the specific GPIO port pin number (7–0).

Interrupt Request 2 Register

The Interrupt Request 2 (IRQ2) Register, shown in Table 37, stores interrupt requests for both vectored and polled interrupts. When a request is sent to the Interrupt Controller, the corresponding bit in the IRQ2 Register becomes 1. If interrupts are globally enabled (vectored interrupts), the Interrupt Controller passes an interrupt request to the eZ8 CPU. If interrupts are globally disabled (polled interrupts), the eZ8 CPU can read the Interrupt Request 2 Register to determine if any interrupt requests are pending.

Table 37. Interrupt Request 2 Register (IRQ2)

Bit	7	6	5	4	3	2	1	0
Field		Rese	erved		PC3I	PC2I	PC1I	PC0I
RESET	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Address		<u> </u>	<u> </u>	FC	6H	<u> </u>		

Bit	Description	
[7:4]	Reserved	
	These registers are reserved and must be programmed to 0000.	
[3]	Port C Pin x Interrupt Request	
PCxI	0 = No interrupt request is pending for GPIO Port C pin x.	
	1 = An interrupt request from GPIO Port C pin x is awaiting service.	
Note:	x indicates the specific GPIO port pin number (3–0).	

IRQ0 Enable High and Low Bit Registers

Table 38 lists the priority control values for IRQ0. The IRQ0 Enable High and Low Bit registers, shown in Tables 39 and 40, form a priority-encoded enabling service for interrupts in the Interrupt Request 0 Register. Priority is generated by setting the bits in each register.

Table 38. IRQ0 Enable and Priority Encoding

IRQ0ENH[x]	IRQ0ENL[x]	Priority	Description						
0	0	Disabled	Disabled						
0	1	Level 1	Low						
1	0	Level 2	Nominal						
1	1	Level 3	High						
Note: <i>x</i> indicates the register bits in the range 7–0.									

PWM SINGLE OUTPUT Mode

In PWM SINGLE OUTPUT Mode, the timer outputs a pulse width modulated (PWM) output signal through a GPIO port pin. The timer input is the system clock. The timer first counts up to 16-bit PWM match value stored in the timer PWM High and Low Byte registers. When the timer count value matches the PWM value, the timer output toggles. The timer continues counting until it reaches the reload value stored in the Timer Reload High and Low Byte registers. Upon reaching the reload value, the timer generates an interrupt, the count value in the Timer High and Low Byte registers is reset to 0001H and counting resumes.

If the TPOL bit in the Timer Control Register is set to 1, the timer output signal begins as a High (1) and transitions to a Low (0) when the timer value matches the PWM value. The timer output signal returns to a High (1) after the timer reaches the reload value and is reset to 0001H.

If the TPOL bit in the Timer Control Register is set to 0, the timer output signal begins as a Low (0) and transitions to a High (1) when the timer value matches the PWM value. The timer output signal returns to a Low (0) after the timer reaches the reload value and is reset to 0001H.

Observe the following steps for configuring a timer for PWM SINGLE OUTPUT Mode and for initiating PWM operation:

- 1. Write to the Timer Control Register to:
 - Disable the timer
 - Configure the timer for PWM Mode
 - Set the prescale value
 - Set the initial logic level (High or Low) and PWM High/Low transition for the timer output alternate function
- 2. Write to the Timer High and Low Byte registers to set the starting count value (typically 0001H). This value only affects the first pass in PWM Mode. After the first timer reset in PWM Mode, counting always begins at the reset value of 0001H.
- 3. Write to the PWM High and Low Byte registers to set the PWM value.
- 4. Write to the Timer Reload High and Low Byte registers to set the reload value (PWM period). The reload value must be greater than the PWM value.
- 5. If appropriate, enable the timer interrupt and set the timer interrupt priority by writing to the relevant interrupt registers.
- 6. Configure the associated GPIO port pin for the timer output alternate function.
- 7. Write to the Timer Control Register to enable the timer and initiate counting.

The PWM period is represented by the following equation:

Watchdog Timer Refresh

Upon first enable, the Watchdog Timer is loaded with the value in the Watchdog Timer Reload registers. The Watchdog Timer counts down to 000000H unless a WDT instruction is executed by the eZ8 CPU. Execution of the WDT instruction causes the downcounter to be reloaded with the WDT reload value stored in the Watchdog Timer Reload registers. Counting resumes following the Reload operation.

When the Z8 Encore! F0830 Series devices are operating in DEBUG Mode (using the On-Chip Debugger), the Watchdog Timer must be continuously refreshed to prevent any WDT time-outs.

Watchdog Timer Time-Out Response

The Watchdog Timer times out when the counter reaches 000000H. A time-out of the Watchdog Timer generates either an interrupt or a system reset. The WDT_RES Flash option bit determines the time-out response of the Watchdog Timer. See *the* Flash Option Bits chapter on page 124 for information about programming the WDT_RES Flash option bit.

WDT Interrupt in Normal Operation

If configured to generate an interrupt when a time-out occurs, the Watchdog Timer issues an interrupt request to the Interrupt Controller and sets the WDT status bit in the Reset Status Register. If interrupts are enabled, the eZ8 CPU responds to the interrupt request by fetching the Watchdog Timer interrupt vector and executing code from the vector address. After time-out and interrupt generation, the Watchdog Timer counter resets to its maximum value of FFFFFH and continues counting. The Watchdog Timer counter will not automatically return to its reload value.

The Reset Status Register (see <u>Table 12</u> on page 29) must be read before clearing the WDT interrupt. This read clears the WDT time-out flag and prevents further WDT interrupts occurring immediately.

WDT Interrupt in STOP Mode

If configured to generate an interrupt when a time-out occurs and the Z8 Encore! F0830 Series devices are in STOP Mode, the Watchdog Timer automatically initiates a Stop Mode Recovery and generates an interrupt request. Both the WDT status bit and the STOP bit in the Watchdog Timer Control Register are set to 1 following a WDT time-out in STOP Mode. See *the* Reset and Stop Mode Recovery *chapter on page 21* for more information about Stop Mode Recovery operations.

If interrupts are enabled, following completion of the Stop Mode Recovery, the eZ8 CPU responds to the interrupt request by fetching the Watchdog Timer interrupt vector and executes the code from the vector address.

ADC Timing

Each ADC measurement consists of three phases:

- 1. Input sampling (programmable, minimum of 1.0µs)
- 2. Sample-and-hold amplifier settling (programmable, minimum of 0.5 µs)
- 3. Conversion is 13 ADCLK cycles

Figures 12 and 13 display the timing of an ADC conversion.




Figure 12. ADC Timing Diagram




Figure 13. ADC Convert Timing

ADC Interrupt

The ADC can generate an interrupt request when a conversion has been completed. An interrupt request that is pending when the ADC is disabled is not cleared automatically.

Reference Buffer

The reference buffer, RBUF, supplies the reference voltage for the ADC. When enabled, the internal voltage reference generator supplies the ADC. When RBUF is disabled, the ADC must have the reference voltage supplied externally through the V_{REF} pin in 28-pin package. RBUF is controlled by the REFEN bit in the ADC Control Register.

Internal Voltage Reference Generator

The internal voltage reference generator provides the voltage VR2, for the RBUF. VR2 is 2V.

Calibration and Compensation

A user can perform calibration and store the values into Flash or the user code can perform a manual offset calibration. There is no provision for manual gain calibration.

ADC Control Register Definitions

The ADC Control registers are defined in this section.

Byte Write

To write a byte to the NVDS array, the user code must first push the address, then the data byte onto the stack. The user code issues a CALL instruction to the address of the Byte Write routine (0x20B3). At the return from the subroutine, the write status byte resides in working register R0. The bit fields of this status byte are defined in Table 91. Additionally, user code should pop the address and data bytes off the stack.

The write routine uses 16 bytes of stack space in addition to the two bytes of address and data pushed by the user code. Sufficient memory must be available for this stack usage.

Because of the Flash memory architecture, NVDS writes exhibit a nonuniform execution time. In general, a write takes $136\mu s$ (assuming a 20MHz system clock). For every 200 writes, however, a maintenance operation is necessary. In this rare occurrence, the write takes up to $58\,ms$ to complete. Slower system clock speeds result in proportionally higher execution times.

NVDS byte writes to invalid addresses (those exceeding the NVDS array size) have no effect. Illegal write operations have a $7\mu s$ execution time.

Table 91. Write Status Byte

Bit	7	6	5	4	3	2	1	0
Field			Reserved	FE	IGADDR	WE		
Default Value	0	0	0	0	0	0	0	0

Bit	Description
[7:3]	Reserved These bits are reserved and must be programmed to 00000.
[2] FE	Flash Error If a Flash error is detected, this bit is set to 1.
[1] IGADDR	Illegal Address When an NVDS byte writes to invalid addresses occur (those exceeding the NVDS array size), this bit is set to 1.
[0] WE	Write Error A failure occurs during data writes to Flash. When writing data into a certain address, a read-back operation is performed. If the read-back value is not the same as the value written, this bit is set to 1.

PS025113-1212 NVDS Code Interface




Figure 22. Interfacing the On-Chip Debugger's DBG Pin with an RS-232 Interface, #2 of 2

DEBUG Mode

The operating characteristics of the devices in DEBUG Mode are:

- The eZ8 CPU fetch unit stops, idling the eZ8 CPU, unless directed by the OCD to execute specific instructions
- The system clock operates, unless the device is in STOP Mode
- All enabled on-chip peripherals operate, unless the device is in STOP Mode
- Automatically exits HALT Mode
- Constantly refreshes the Watchdog Timer, if enabled

Entering DEBUG Mode

- The device enters DEBUG Mode after the eZ8 CPU executes a Breakpoint (BRK) instruction
- If the DBG pin is held low during the most recent clock cycle of system reset, the device enters DEBUG Mode on exiting system reset

Exiting DEBUG Mode

The device exits DEBUG Mode following any of these operations:

- Clearing the DBGMODE bit in the OCD Control Register to 0
- Power-On Reset
- Voltage Brown-Out reset

```
DBG ← 0AH

DBG ← Program Memory Address[15:8]

DBG ← Program Memory Address[7:0]

DBG ← Size[15:8]

DBG ← Size[7:0]

DBG ← 1-65536 data bytes
```

Read Program Memory (0BH). The read program memory command, reads data from program memory. This command is equivalent to the LDC and LDCI instructions. Data can be read 1–65536 bytes at a time (65536 bytes can be read by setting size to 0). If the device is not in DEBUG Mode or if the Flash read protect option bit is enabled, this command returns FFH for the data.

```
DBG ← 0BH
DBG ← Program Memory Address[15:8]
DBG ← Program Memory Address[7:0]
DBG ← Size[15:8]
DBG ← Size[7:0]
DBG → 1-65536 data bytes
```

Write Data Memory (0CH). The write data memory command, writes data to data memory. This command is equivalent to the LDE and LDEI instructions. Data can be written 1–65536 bytes at a time (65536 bytes can be written by setting size to 0). If the device is not in DEBUG Mode or if the flash read protect option bit is enabled, the data is discarded.

```
DBG 		OCH
DBG 		Data Memory Address[15:8]
DBG 		Data Memory Address[7:0]
DBG 		Size[15:8]
DBG 		Size[7:0]
DBG 		T-65536 data bytes
```

Read Data Memory (0DH). The read data memory command, reads from data memory. This command is equivalent to the LDE and LDEI instructions. Data can be read from 1 to 65536 bytes at a time (65536 bytes can be read by setting size to 0). If the device is not in DEBUG Mode, this command returns FFH for the data.

```
DBG ← 0DH
DBG ← Data Memory Address[15:8]
DBG ← Data Memory Address[7:0]
DBG ← Size[15:8]
DBG ← Size[7:0]
DBG → 1-65536 data bytes
```

Read Program Memory CRC (0EH). The read program memory CRC command, computes and returns the cyclic redundancy check (CRC) of program memory using the 16-bit CRC-CCITT polynomial. If the device is not in DEBUG Mode, this command returns FFFFH for the CRC value. Unlike the other OCD read commands, there is a delay from issuing of the command until the OCD returns the data. The OCD reads program memory, calculates the CRC value and returns the result. The delay is a function of program mem-

This example indicates that the source data is added to the destination data; the result is stored in the destination location.

eZ8 CPU Instruction Classes

eZ8 CPU instructions can be divided functionally into the following groups:

- Arithmetic
- Bit manipulation
- Block transfer
- CPU control
- Load
- Logical
- Program control
- Rotate and shift

Tables 105 through 112 contain the instructions belonging to each group and the number of operands required for each instruction. Some instructions appear in more than one table as these instructions can be considered as a subset of more than one category. Within these tables, the source operand is identified as *src*, the destination operand is *dst* and a condition code is *cc*.

Table 105. Arithmetic Instructions

Mnemonic	Operands	Instruction
ADC	dst, src	Add with Carry
ADCX	dst, src	Add with Carry using Extended Addressing
ADD	dst, src	Add
ADDX	dst, src	Add using Extended Addressing
СР	dst, src	Compare
CPC	dst, src	Compare with Carry
CPCX	dst, src	Compare with Carry using Extended Addressing
СРХ	dst, src	Compare using Extended Addressing
DA	dst	Decimal Adjust
DEC	dst	Decrement
DECW	dst	Decrement Word
INC	dst	Increment

Table 113. eZ8 CPU Instruction Summary (Continued)

Assembly		Address Mode C		Op Code(s)	Flags						Fetch	Instr.
Mnemonic	Symbolic Operation	dst	src	(Hex)	С	Z	S	٧	D	Н	Cycles	
DJNZ dst, RA	$dst \leftarrow dst - 1$ if $dst \neq 0$ $PC \leftarrow PC + X$	r		0A-FA	_	-	-	-	-	-	2	3
El	IRQCTL[7] ← 1			9F	-	_	_	_	_	_	1	2
HALT	HALT Mode			7F	-	-	_	-	-	-	1	2
INC dst	dst ← dst + 1	R		20	-	*	*	-	-	-	2	2
		IR		21	_						2	3
		r		0E-FE							1	2
INCW dst	dst ← dst + 1	RR		A0	-	*	*	*	-	_	2	5
		IRR		A1							2	6
IRET	FLAGS ← @SP SP ← SP + 1 PC ← @SP SP ← SP + 2 IRQCTL[7] ← 1			BF	*	*	*	*	*	*	1	5
JP dst	PC ← dst	DA		8D	-	_	_	_	_	_	3	2
		IRR		C4	_						2	3
JP cc, dst	if cc is true PC ← dst	DA		0D-FD	-	-	-	-	-	-	3	2
JR dst	$PC \leftarrow PC + X$	DA		8B	_	-	_	-	_	_	2	2
JR cc, dst	if cc is true $PC \leftarrow PC + X$	DA		0B-FB	-	_	_	_	_	_	2	2

Note: Flags Notation:

^{* =} Value is a function of the result of the operation.

⁻ = Unaffected.

X = Undefined.

^{0 =} Reset to 0.

^{1 =} Set to 1.

Table 113. eZ8 CPU Instruction Summary (Continued)

Assembly			ress ode	Op Code(s)			Fla	ags			Fetch Cycles	Instr. Cycles
Mnemonic	Symbolic Operation	dst	src	(Hex)	С	Z	S	٧	D	Н		
POPX dst	dst ← @SP SP ← SP + 1	ER		D8	-	_	-	-	-	-	3	2
PUSH src	SP ← SP – 1	R		70	-	-	-	-	-	_	2	2
	@SP ← src	IR		71	_						2	3
	-	IM		IF70	_						3	2
PUSHX src	SP ← SP − 1 @SP ← src	ER		C8	-	_	_	-	_	_	3	2
RCF	C ← 0			CF	0	-	-	-	-	_	1	2
RET	PC ← @SP SP ← SP + 2			AF	-	_	_	-	_	_	1	4
RL dst		R		90	*	*	*	*	-	_	2	2
	C D7 D6 D5 D4 D3 D2 D1 D0	IR		91	_						2	3
RLC dst	[]	R		10	*	*	*	*	-	_	2	2
	C D7 D6 D5 D4 D3 D2 D1 D0 dst	IR		11	_						2	3
RR dst		R		E0	*	*	*	*	_	_	2	2
	D7 D6 D5 D4 D3 D2 D1 D0 C	IR		E1							2	3
RRC dst		R		C0	*	*	*	*	-	_	2	2
	D7 D6 D5 D4 D3 D2 D1 D0 C	IR		C1							2	3
SBC dst, src	dst ← dst – src - C	r	r	32	*	*	*	*	1	*	2	3
		r	lr	33							2	4
		R	R	34							3	3
		R	IR	35							3	4
		R	IM	36	_						3	3
		IR	IM	37							3	4
SBCX dst, src	dst ← dst – src - C	ER	ER	38	*	*	*	*	1	*	4	3
		ER	IM	39							4	3
SCF	C ← 1			DF	1	-	-	_	-	_	1	2

Note: Flags Notation:

^{* =} Value is a function of the result of the operation.

⁻ = Unaffected.

X = Undefined.

^{0 =} Reset to 0.

^{1 =} Set to 1.

Electrical Characteristics

The data in this chapter represents all known data prior to qualification and characterization of the F0830 Series of products, and is therefore subject to change. Additional electrical characteristics may be found in the individual chapters of this document.

Absolute Maximum Ratings

Stresses greater than those listed in Table 115 may cause permanent damage to the device. These ratings are stress ratings only. Operation of the device at any condition outside those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. For improved reliability, tie unused inputs to one of the supply voltages (V_{DD}) or V_{SS} .

Table 115. Absolute Maximum Ratings

Parameter	Minimum	Maximum	Units	Notes
Ambient temperature under bias	0	+105	°C	
Storage temperature	-65	+150	°C	
Voltage on any pin with respect to V _{SS}	-0.3	+5.5	V	
Voltage on V _{DD} pin with respect to V _{SS}	-0.3	+3.6	V	
Maximum current on input and/or inactive output pin	-5	+5	μA	
Maximum output current from active output pin	-25	+25	mA	
20-pin Packages Maximum Ratings at 0°C to 70°C				
Total power dissipation		430	mW	
Maximum current into V _{DD} or out of V _{SS}		120	mA	
28-pin Packages Maximum Ratings at 0°C to 70°C				
Total power dissipation		450	mW	
Maximum current into V _{DD} or out of V _{SS}		125	mA	

PS025113-1212 Electrical Characteristics

Packaging

Zilog's F0830 Series of MCUs includes the Z8F0130, Z8F0131, Z8F0230, Z8F0231, Z8F1232 and Z8F1233 devices, which are available in the following packages:

- 20-Pin Quad Flat No-Lead Package (QFN)
- 20-pin Small Outline Integrated Circuit Package (SOIC)
- 20-pin Plastic Dual-Inline Package (PDIP)
- 20-pin Small Shrink Outline Package (SSOP)
- 28-Pin Quad Flat No-Lead Package (QFN)
- 28-pin Small Outline Integrated Circuit Package (SOIC)
- 28-pin Plastic Dual-Inline Package (PDIP)
- 28-pin Small Shrink Outline Package (SSOP)

Current diagrams for each of these packages are published in Zilog's <u>Packaging Product Specification (PS0072)</u>, which is available free for download from the Zilog website.

PS025113-1212 Packaging

Table 128. Z8 Encore! XP F0830 Series Ordering Matrix

Part Number Flash RAM NVDS ADC Channels Descript Extended Temperature: -40°C to 105°C Z8F0230SH020EG 2KB 256 Yes 7 SOIC 20 Z8F0230HH020EG 2KB 256 Yes 7 SSOP 20 Z8F0230PH020EG 2KB 256 Yes 7 PDIP 20- Z8F0230QH020EG 2KB 256 Yes 7 QFN 20-	
Z8F0230SH020EG 2KB 256 Yes 7 SOIC 20 Z8F0230HH020EG 2KB 256 Yes 7 SSOP 20 Z8F0230PH020EG 2KB 256 Yes 7 PDIP 20-)-pin
Z8F0230HH020EG 2KB 256 Yes 7 SSOP 20 Z8F0230PH020EG 2KB 256 Yes 7 PDIP 20-)-pin
Z8F0230PH020EG 2KB 256 Yes 7 PDIP 20-	
	0-pin
Z8F0230QH020EG 2KB 256 Yes 7 QFN 20-	-pin
	-pin
Z8F0231SH020EG 2KB 256 Yes 0 SOIC 20)-pin
Z8F0231HH020EG 2KB 256 Yes 0 SSOP 20	0-pin
Z8F0231PH020EG 2KB 256 Yes 0 PDIP 20-	-pin
Z8F0231QH020EG 2KB 256 Yes 0 QFN 20-	-pin
Z8F0230SJ020EG 2KB 256 Yes 8 SOIC 28	3-pin
Z8F0230HJ020EG 2KB 256 Yes 8 SSOP 28	8-pin
Z8F0230PJ020EG 2KB 256 Yes 8 PDIP 28-	-pin
Z8F0230QJ020EG 2KB 256 Yes 8 QFN 28-	-pin
Z8F0231SJ020EG 2KB 256 Yes 0 SOIC 28	3-pin
Z8F0231HJ020EG 2KB 256 Yes 0 SSOP 28	8-pin
Z8F0231PJ020EG 2KB 256 Yes 0 PDIP 28-	-pin
Z8F0231QJ020EG 2KB 256 Yes 0 QFN 28-	-pin
Z8 Encore! F0830 with 1KB Flash	
Standard Temperature: 0°C to 70°C	
Z8F0130SH020SG 1KB 256 Yes 7 SOIC 20)-pin
Z8F0130HH020SG 1KB 256 Yes 7 SSOP 20	0-pin
Z8F0130PH020SG 1KB 256 Yes 7 PDIP 20-	-pin
Z8F0130QH020SG 1KB 256 Yes 7 QFN 20-	-pin
Z8F0131SH020SG 1KB 256 Yes 0 SOIC 20)-pin
Z8F0131HH020SG 1KB 256 Yes 0 SSOP 20	0-pin
Z8F0131PH020SG 1KB 256 Yes 0 PDIP 20-	-pin
Z8F0131QH020SG 1KB 256 Yes 0 QFN 20-	-pin
Z8F0130SJ020SG 1KB 256 Yes 8 SOIC 28	3-pin
Z8F0130HJ020SG 1KB 256 Yes 8 SSOP 28	8-pin
Z8F0130PJ020SG 1KB 256 Yes 8 PDIP 28-	-pin
Z8F0130QJ020SG 1KB 256 Yes 8 QFN 28-	-pin
Z8F0131SJ020SG 1KB 256 Yes 0 SOIC 28	3-pin
Z8F0131HJ020SG 1KB 256 Yes 0 SSOP 28	8-pin

Hex Address: F01

Table 131. Timer 0 Low Byte Register (T0L)

Bit	7	6	5	4	3	2	1	0		
Field				Т	L					
RESET	0	0	0	0	0	0	0	1		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Address		F01H								

Hex Address: F02

Table 132. Timer 0 Reload High Byte Register (T0RH)

Bit	7	6	5	4	3	2	1	0		
Field				TF	RH					
RESET	1	1	1	1	1	1	1	1		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Address		F02H								

Hex Address: F03

Table 133. Timer 0 Reload Low Byte Register (T0RL)

Bit	7	6	5	4	3	2	1	0			
Field	TRL										
RESET	1	1	1	1	1	1	1	1			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
Address		F03H									

Hex Address: F04

Table 134. Timer 0 PWM High Byte Register (T0PWMH)

Bit	7	6	5	4	3	2	1	0		
Field				PW	MH					
RESET	0	0	0	0	0	0	0	0		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Address		F04H								

PS025113-1212 Timer 0