



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	eZ8
Core Size	8-Bit
Speed	20MHz
Connectivity	-
Peripherals	Brown-out Detect/Reset, LED, POR, PWM, WDT
Number of I/O	25
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z8f0831sj020sg

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Reset Controller

The Z8 Encore! F0830 Series products are reset using any one of the following: the RESET pin, Power-On Reset, Watchdog Timer (WDT) time-out, STOP Mode exit or Voltage Brown-Out (VBO) warning signal. The RESET pin is bidirectional; i.e., it functions as a reset source as well as a reset indicator.

On-Chip Debugger

The Z8 Encore! F0830 Series products feature an integrated On-Chip Debugger (OCD). The OCD provides a rich set of debugging capabilities, such as reading and writing registers, programming Flash memory, setting breakpoints and executing code. The OCD uses one single-pin interface for communication with an external host.

Acronyms and Expansions

This document references a number of acronyms; each is expanded in Table 2 for the reader's understanding.

Acronyms	Expansions
ADC	Analog-to-Digital Converter
NVDS	Nonvolatile Data Storage
WDT	Watchdog Timer
GPIO	General-Purpose Input/Output
OCD	On-Chip Debugger
POR	Power-On Reset
VBO	Voltage Brown-Out
IPO	Internal Precision Oscillator
PDIP	Plastic Dual Inline Package
SOIC	Small Outline Integrated Circuit
SSOP	Small Shrink Outline Package
QFN	Quad Flat No Lead
IRQ	Interrupt request
ISR	Interrupt service routine
MSB	Most significant byte
LSB	Least significant byte
PWM	Pulse Width Modulation
SAR	Successive Approximation Regis-

Table 2. Acronyms and Expansions

Signal Descriptions

Table 4 describes the Z8 Encore! F0830 Series signals. See the <u>Pin Configurations</u> section on page 7 to determine the signals available for each specific package style.

Signal Mnemonic	I/O	Description				
General-Purpose I/C) Ports	A–D				
PA[7:0]	I/O	Port A. These pins are used for general purpose I/O.				
PB[7:0]	I/O	Port B. These pins are used for general purpose I/O. PB6 and PB7 are available only in those devices without an ADC.				
PC[7:0]	I/O	Port C. These pins are used for general purpose I/O.				
PD[0]	I/O	Port D. This pin is used for general purpose output only.				
Note: PB6 and PB7 ar placed by AV _{DD}	e only av and AV _S	vailable in 28-pin packages without ADC. In 28-pin packages with ADC, they are re-				
Timers						
T0OUT/T1OUT	0	Timer output 0–1. These signals are the output from the timers.				
TOOUT/T1OUT O Timer complement output 0–1. These signals are output from the timers PWM DUAL OUTPUT Mode.						
T0IN/T1IN	I	Timer Input 0–1. These signals are used as the capture, gating and counte inputs. The TOIN signal is multiplexed TOOUT signals.				
Comparator						
CINP/CINN	I	Comparator inputs. These signals are the positive and negative inputs to the comparator.				
COUT	0	Comparator output. This is the output of the comparator.				
Analog						
ANA[7:0]	I	Analog port. These signals are used as inputs to the analog-to-digital converter (ADC).				
V _{REF}	I/O	Analog-to-digital converter reference voltage input.				
		Note: When configuring ADC using external V_{REF} PB5 is used as V_{REF} in 28-pin package.				
Note: The AV _{DD} and A and PB7 on 28-p	V _{SS} sigr bin packa	nals are available only in the 28-pin packages with ADC. They are replaced by PB6 ages without ADC.				

Table 4. Signal Descriptions

Address (Hex)	Register Description	Mnemonic	Reset (Hex)	Page No.
Trim Bit Control	l			
FF6	Trim bit address	TRMADR	00	126
FF7	Trim data	TRMDR	XX	127
Flash Memory C	Controller			
FF8	Flash control	FCTL	00	119
FF8	Flash status	FSTAT	00	120
FF9	Flash page select	FPS	00	121
	Flash sector protect	FPROT	00	122
FFA	Flash programming frequency high byte	FFREQH	00	123
FFB	Flash programming frequency low byte	FFREQL	00	123
eZ8 CPU				
FFC	Flags	—	XX	Refer to the
FFD	Register pointer	RP	XX	<u>eZ8 CPU</u> Coro Usor
FFE	Stack pointer high byte	SPH	XX	Manual
FFF	Stack pointer low byte	SPL	XX	<u>(UM0128)</u>
Note: XX = Undef	ined.			

Table 8. Register File Address Map (Continued)



Figure 6. Power-On Reset Operation

Voltage Brown-Out Reset

The devices in the Z8 Encore! F0830 Series provide low Voltage Brown-Out (VBO) protection. The VBO circuit forces the device to the Reset state, when the supply voltage drops below the VBO threshold voltage (unsafe level). While the supply voltage remains below the Power-On Reset threshold voltage (V_{POR}), the VBO circuit holds the device in reset.

After the supply voltage exceeds the Power-On Reset threshold voltage, the device progresses through a full system reset sequence, as described in the POR section. Following Power-On Reset, the POR status bit in the Reset Status (RSTSTAT) Register is set to 1. Figure 7 displays the Voltage Brown-Out operation. See the <u>Electrical Characteristics</u> chapter on page 184 for the VBO and POR threshold voltages (V_{VBO} and V_{POR}).

The POR level is greater than the VBO level by the specified hysteresis value. This ensures that the device undergoes a POR after recovering from a VBO condition.

Architecture

Figure 8 displays a simplified block diagram of a GPIO port pin. In this figure, the ability to accommodate alternate functions and variable port current drive strength is not displayed.





GPIO Alternate Functions

Many of the GPIO port pins can be used for general purpose input/output and access to onchip peripheral functions such as the timers and serial communication devices. The Port A–D Alternate Function subregisters configure these pins for either GPIO or Alternate function operation. When a pin is configured for Alternate function, control of the port pin direction (input/output) is passed from the Port A–D data direction registers to the Alternate function assigned to this pin. <u>Table 16</u> on page 36 lists the alternate functions possible with each port pin. The alternate function associated at a pin is defined through Alternate Function subregisters AFS1 and AFS2.

The crystal oscillator functionality is not controlled by the GPIO block. When the crystal oscillator is enabled in the oscillator control block, the GPIO functionality of PA0 and PA1 is overridden. In that case, pins PA0 and PA1 functions as input and output for the crystal oscillator.



Operation

The timers are 16-bit up-counters. Minimum time-out delay is set by loading the value 0001H into the Timer Reload High and Low Byte registers and setting the prescale value to 1. Maximum time-out delay is set by loading the value 0000H into the Timer Reload High and Low Byte registers and setting the prescale value to 128. If the Timer reaches FFFFH, the timer resets back to 0000H and continues counting.

Timer Operating Modes

The timers can be configured to operate in the following modes:

ONE-SHOT Mode

In ONE-SHOT Mode, the timer counts up to the 16-bit reload value stored in the Timer Reload High and Low Byte registers. The timer input is the system clock. Upon reaching the reload value, the timer generates an interrupt and the count value in the Timer High and Low Byte registers is reset to 0001H. The timer is automatically disabled and stops counting.

Additionally, if the timer output alternate function is enabled, the timer output pin changes state for one system clock cycle (from Low to High or from High to Low) upon timer

- Disable the timer
- Configure the timer for CONTINUOUS Mode
- Set the prescale value
- If using the timer output Alternate function, set the initial output level (High or Low)
- 2. Write to the Timer High and Low Byte registers to set the starting count value (usually 0001H). This action only affects the first pass in CONTINUOUS Mode. After the first timer reload in CONTINUOUS Mode, counting always begins at the reset value of 0001H.
- 3. Write to the Timer Reload High and Low Byte registers to set the reload value.
- 4. Enable the timer interrupt (if appropriate) and set the timer interrupt priority by writing to the relevant interrupt registers.
- 5. Configure the associated GPIO port pin (if using the timer output function) for the timer output alternate function.
- 6. Write to the Timer Control Register to enable the timer and initiate counting.

In CONTINUOUS Mode, the system clock always provides the timer input. The timer period is calculated with the following equation:

Continuous Mode Time-Out Period (s) = $\frac{\text{Reload Value} \times \text{Prescale}}{\text{System Clock Frequency (Hz)}}$

If an initial starting value other than 0001H is loaded into the Timer High and Low Byte registers, use the ONE-SHOT Mode equation to determine the first time-out period.

COUNTER Mode

In COUNTER Mode, the timer counts input transitions from a GPIO port pin. The timer input is taken from the GPIO port pin: timer input alternate function. The TPOL bit in the Timer Control Register determines whether the count occurs on the rising edge or the falling edge of the timer input signal. In COUNTER Mode, the prescaler is disabled.

Caution: The input frequency of the timer input signal must not exceed one-fourth the system clock frequency.

Upon reaching the reload value stored in the Timer Reload High and Low Byte registers, the timer generates an interrupt, the count value in the Timer High and Low Byte registers is reset to 0001H and counting resumes. Additionally, if the timer output alternate function

Bit	Description
[7:0]	Timer High and Low Bytes
TH, TL	These 2 bytes, {TH[7:0], TL[7:0]}, contain the current 16-bit timer count value.

Timer 0–1 Control Registers

The Timer Control registers are 8-bit read/write registers that control the operation of their associated counter/timers.

Time 0–1 Control Register 0

The Timer Control 0 (TxCTL0) and Timer Control 1 (TxCTL1) registers determine the timer operating mode. These registers also include a programmable PWM deadband delay, two bits to configure the timer interrupt definition, and a status bit to identify if the most recent timer interrupt is caused by an input capture event.

Bit	7	6	5	4	3	2	1	0		
Field	TMODEHI	TICO	NFIG	Reserved		INPCAP				
RESET	0	0	0	0	0 0 0			0		
R/W	R/W	R/W	R/W	R/W	R/W	R/W				
Address		F06H, F0EH								

Table 56. Timer 0–	Control Register	0 (TxCTL0)
--------------------	------------------	------------

Bit	Description
[7] TMODEHI	Timer Mode High Bit This bit along with the TMODE field in the TxCTL1 Register determines the operating mode of the timer. This is the most significant bit of the timer mode selection value. See the TxCTL1 Register description on the next page for additional details.
[6:5] TICONFIG	Timer Interrupt ConfigurationThis field configures timer interrupt definition. $0x = Timer$ interrupt occurs on all of the defined reload, compare and input events. $10 = Timer$ interrupt occurs only on defined input capture/deassertion events. $11 = Timer$ interrupt occurs only on defined reload/compare events.
[4]	Reserved This bit is reserved and must be programmed to 0.
[3:1] PWMD	PWM Delay Value This field is a programmable delay to control the number of system clock cycles delay before the timer output and the timer output complement are forced to their Active state. 000 = No delay. 001 = 2 cycles delay. 010 = 4 cycles delay. 011 = 8 cycles delay. 100 = 16 cycles delay. 101 = 32 cycles delay. 110 = 64 cycles delay. 111 = 128 cycles delay.

Watchdog Timer

The Watchdog Timer (WDT) protects from corrupted or unreliable software, power faults and other system-level problems which can place the Z8 Encore! F0830 Series devices into unsuitable operating states. The features of the Watchdog Timer include:

- On-chip RC oscillator
- A selectable time-out response: reset or interrupt
- 24-bit programmable time-out value

Operation

The Watchdog Timer is a retriggerable one-shot timer that resets or interrupts the Z8 Encore! F0830 Series devices when the WDT reaches its terminal count. The WDT uses a dedicated on-chip RC oscillator as its clock source. The WDT operates only in two modes: ON and OFF. Once enabled, it always counts and must be refreshed to prevent a time-out. Perform an enable by executing the WDT instruction or by setting the WDT_AO Flash option bit. The WDT_AO bit forces the WDT to operate immediately on reset, even if a WDT instruction has not been executed.

The Watchdog Timer is a 24-bit reloadable downcounter that uses three 8-bit registers in the eZ8 CPU register space to set the reload value. The nominal WDT time-out period is calculated using the following equation:

WDT Time-out Period (ms) = $\frac{\text{WDT Reload Value}}{10}$

where the WDT reload value is the 24-bit decimal value provided by {WDTU[7:0], WDTH[7:0], WDTL[7:0]} and the typical Watchdog Timer RC oscillator frequency is 10KHz. The Watchdog Timer cannot be refreshed after it reaches 000002H. The WDT reload value must not be set to values below 000004H. Table 58 provides information about approximate time-out delays for the minimum and maximum WDT reload values.

WDT Reload Value	WDT Reload Value	Approxima (with 10KHz Typica	ate Time-Out Delay I WDT Oscillator Frequency)
(Hex)	(Decimal)	Typical	Description
000004	4	400µs	Minimum time-out delay
000400	1024	102ms	Default time-out delay
FFFFF	16,777,215	28 minutes	Maximum time-out delay

Table 58. Watchdog Timer Approximate Time-Out Delays

WDT Reset in Normal Operation

If configured to generate a reset when a time-out occurs, the Watchdog Timer forces the device into the System Reset state. The WDT status bit in the Watchdog Timer Control Register is set to 1. See *the* <u>Reset and Stop Mode Recovery</u> *chapter on page 21* for more information about system reset operations.

WDT Reset in STOP Mode

If configured to generate a reset when a time-out occurs and the device is in STOP Mode, the Watchdog Timer initiates a Stop Mode Recovery. Both the WDT status bit and the STOP bit in the Watchdog Timer Control Register are set to 1 following WDT time-out in STOP Mode. See *the* <u>Reset and Stop Mode Recovery</u> *chapter on page 21* for more information about Stop Mode Recovery operations.

Watchdog Timer Reload Unlock Sequence

Writing the unlock sequence to the Watchdog Timer (WDTCTL) Control Register address, unlocks the three Watchdog Timer Reload Byte registers (WDTU, WDTH and WDTL) to allow changes to the time-out period. These write operations to the WDTCTL Register address produce no effect on the bits in the WDTCTL Register. The locking mechanism prevents spurious writes to the reload registers.

The following sequence is required to unlock the Watchdog Timer Reload Byte registers (WDTU, WDTH and WDTL) for write access:

- 1. Write 55H to the Watchdog Timer Control Register (WDTCTL).
- 2. Write AAH to the Watchdog Timer Control Register (WDTCTL).
- 3. Write the Watchdog Timer Reload Upper Byte Register (WDTU).
- 4. Write the Watchdog Timer Reload High Byte Register (WDTH).
- 5. Write the Watchdog Timer Reload Low Byte Register (WDTL).

All three Watchdog Timer Reload registers must be written in the order listed above. There must be no other register writes between each of these operations. If a register write occurs, the lock state machine resets and no further writes can occur unless the sequence is restarted. The value in the Watchdog Timer Reload registers is loaded into the counter when the Watchdog Timer is first enabled and every time a WDT instruction is executed.

Flash Page Select Register

The Flash Page Select Register shares address space with the Flash Sector Protect Register. Unless the Flash Controller is locked and written with 5EH, any writes to this address will target the Flash Page Select Register.

The register selects one of the eight available Flash memory pages to be programmed or erased. Each Flash page contains 512-bytes of Flash memory. During a page erase operation, all Flash memory containing addresses with the most significant 7-bits within FPS[6:0] are chosen for program/erase operations.

Bit	7	6	5	4	3	2	1	0			
Field	INFO_EN		PAGE								
RESET	0	0	0 0 0 0 0								
R/W	R/W	R/W	R/W R/W R/W R/W R/W R/W R/								
Address		FF9H									

Table 74. Flash Page Select Register (FPS)

Bit Description

[7] Information Area Enable

INFO_EN 0 = Information area is not selected.

1 = Information area is selected. The information area is mapped into the program memory address space at addresses FE00H through FFFFH.

[6:0] Page Select

PAGE This 7-bit field identifies the Flash memory page for page erase and page unlocking. Program memory address[15:9] = PAGE[6:0]. For Z8F04xx and Z8F02xx devices, the upper four bits must always be 0. For Z8F01xx devices, the upper five bits must always be 0.

Operation

The following section describes the operation of the On-Chip Debugging function.

OCD Interface

The On-Chip Debugger uses the DBG pin for communication with an external host. This one-pin interface is a bidirectional open-drain interface that transmits and receives data. Data transmission is half-duplex, which means that transmission and data retrieval cannot occur simultaneously. The serial data on the DBG pin is sent using the standard asynchronous data format defined in RS-232. This pin creates an interface between the Z8 Encore! F0830 Series products and the serial port of a host PC using minimal external hardware. Two different methods for connecting the DBG pin to an RS-232 interface are displayed in Figures 21 and 22. The recommended method is the buffered implementation depicted in Figure 22. The DBG pin must always be connected to V_{DD} through an external pull-up resistor.

Caution: For proper operation of the On-Chip Debugger, all power pins (V_{DD} and AV_{DD}) must be supplied with power and all ground pins (V_{SS} and AV_{SS}) must be properly grounded. The DBG pin is open-drain and must always be connected to V_{DD} through an external pull-up resistor to ensure proper operation.



Figure 21. Interfacing the On-Chip Debugger's DBG Pin with an RS-232 Interface, #1 of 2

Clock Source	Characteristics	Required Setup
Internal precision RC oscillator	 32.8 kHz or 5.53MHz ± 4% accuracy when trimmed No external components required 	Unlock and write to the Oscillator Con- trol Register (OSCCTL) to enable and select oscillator at either 5.53MHz or 32.8 kHz
External crystal/res- onator	 32 kHz to 20MHz Very high accuracy (dependent on crystal or resonator used) Requires external components 	 Configure Flash option bits for correct external OSCILLATOR Mode Unlock and write OSCCTL to enable crystal oscillator, wait for it to stabilize and select as system clock (if the XTLDIS option bit has been de-asserted, no waiting is required)
External RC oscilla- tor	 32 kHz to 4MHz Accuracy dependent on external components 	 Configure Flash option bits for correct external OSCILLATOR Mode Unlock and write OSCCTL to enable crystal oscillator and select as system clock
External clock drive	 0 to 20MHz Accuracy dependent on external clock source 	 Write GPIO registers to configure PB3 pin for external clock function Unlock and write OSCCTL to select external system clock Apply external clock signal to GPIO
Internal Watchdog Timer Oscillator	 10 kHz nominal ± 40% accuracy; no external components required Low power consumption 	 Enable WDT if not enabled and wait until WDT oscillator is operating. Unlock and write to the Oscillator Con- trol Register (OSCCTL) to enable and select oscillator

Table 98. Oscillator Configuration and Selection

Caution: Unintentional accesses to the Oscillator Control Register can actually stop the chip by switching to a nonfunctioning oscillator. To prevent this condition, the oscillator control block employs a register unlocking/locking scheme.

OSC Control Register Unlocking/Locking

To write the Oscillator Control Register, unlock it by making two writes to the OSCCTL Register with the values E7H followed by 18H. A third write to the OSCCTL Register changes the value of the actual register and returns the register to a Locked state. Any other sequence of Oscillator Control Register writes have no effect. The values written to unlock the register must be ordered correctly, but are not necessarily consecutive. It is possible to write to or read from other registers within the unlocking/locking operation.

		امام ۸										
Assembly		Add Mc	ode	Op Code(s)			Fla	ags			Fetch	Instr.
Mnemonic	Symbolic Operation	dst	src	(Hex)	С	Ζ	S	V	D	Н	Cycles	Cycles
SRA dst	T V V	R		D0	*	*	*	0	-	_	2	2
	D7 D6 D5 D4 D3 D2 D1 D0 C	IR		D1	_						2	3
SRL dst	0 - ▶ D7 D6 D5 D4 D3 D2 D1 D0 ▶ C	R		1F C0	*	*	0	*	-	_	3	2
	dst	IR		1F C1	_						3	3
SRP src	RP ← src		IM	01	-	-	-	-	-	-	2	2
STOP	STOP Mode			6F	_	-	-	_	_	-	1	2
SUB dst, src	$dst \gets dst - src$	r	r	22	*	*	*	*	1	*	2	3
	-	r	lr	23	_						2	4
	-	R	R	24	_						3	3
	-	R	IR	25	_						3	4
	-	R	IM	26	_						3	3
	-	IR	IM	27	_						3	4
SUBX dst, src	$dst \gets dst - src$	ER	ER	28	*	*	*	*	1	*	4	3
	-	ER	IM	29	_						4	3
SWAP dst	$dst[7:4] \leftrightarrow dst[3:0]$	R		F0	Х	*	*	Х	_	_	2	2
	-	IR		F1	_						2	3
TCM dst, src	(NOT dst) AND src	r	r	62	_	*	*	0	_	_	2	3
	-	r	lr	63	_						2	4
	-	R	R	64	_						3	3
	-	R	IR	65	_						3	4
	-	R	IM	66	-						3	3
	-	IR	IM	67	_						3	4
TCMX dst, src	(NOT dst) AND src	ER	ER	68	-	*	*	0	_	_	4	3
	-	ER	IM	69	_						4	3

Table 113. eZ8 CPU Instruction Summary (Continued)

Note: Flags Notation:

* = Value is a function of the result of the operation.

- = Unaffected.

X = Undefined.

0 = Reset to 0.

1 = Set to 1.

Z8 Encore![®] F0830 Series Product Specification



Figure 30. Second Op Code Map after 1FH

183

1	90
	30

		V _{DD} = 2 T _A = 0°C	.7 to 3.6V to +70°C	V _{DD} = 2 T _A = - +1	.7 to 3.6V -40°C to 05°C			
Symbol	Parameter	Min	Max	Min	Max	Units	Conditions	
T _{XINR}	System Clock Rise Time			-	3	ns	T _{CLK} = 50 ns	
T _{XINF}	System Clock Fall Time			_	3	ns	T _{CLK} = 50 ns	
T _{XTALSET}	Crystal Oscillator Setup Time			_	30,000	cycle	Crystal oscillator cycles	
T _{IPOSET}	Internal Precision Oscillator Startup Time			_	25	μs	Startup time after enable	
T _{WDTSET}	WDT Startup Time			_	50	μs	Startup time after reset	

Table 117. AC Characteristics (Continued)

On-Chip Peripheral AC and DC Electrical Characteristics

		T _A = 0°C to +70°C			T _A = -40°C to +105°C				
Symbol	Parameter	Min	Тур	Max	Min	Typ ¹	Мах	Units	Conditions
V _{POR}	Power-On Reset Voltage Threshold				2.20	2.45	2.70	V	V _{DD} = V _{POR} (default VBO trim)
V _{VBO}	Voltage Brown-Out Reset Voltage Threshold				2.15	2.40	2.65	V	V _{DD} = V _{VBO} (default VBO trim)
	V _{POR} to V _{VBO} hysteresis					50	75	mV	
	Starting V _{DD} voltage to ensure valid Power-On Reset.				_	V _{SS}	-	V	
T _{ANA}	Power-On Reset Analog Delay				-	50	-	μs	V _{DD} > V _{POR} ; T _{POR} Digital Reset delay follows T _{ANA}

Table 118. Power-On Reset and Voltage Brown-Out Electrical Characteristics and Timing

Note: ¹Data in the typical column is from characterization at 3.3V and 0°C. These values are provided for design guidance only and are not tested in production.

	V _{DD} = 2.7 to 3.6V T _A = 0°C to +70°C			V _{DD} T _A = -4	= 2.7 to 40°C to -	3.6V +105°C		
Parameter	Min	Тур	Max	Min	Тур	Max	Units	Notes
Flash Byte Read Time				50	-	-	ns	
Flash Byte Program Time				20	-	_	μs	
Flash Page Erase Time				50	-	-	ms	
Flash Mass Erase Time				50	-	_	ms	
Writes to Single Address Before Next Erase				-	-	2		
Flash Row Program Time				_	_	8	ms	Cumulative pro- gram time for single row cannot exceed limit before next erase. This parame- ter is only an issue when bypassing the Flash Controller.
Data Retention				10	_	_	years	25°C
Endurance				10,000	-	-	cycles	Program/erase cycles

Table 119. Flash Memory Electrical Characteristics and Timing

Table 120. Watchdog Timer Electrical Characteristics and Timing

		V _{DD} : T _A = 0	= 2.7 to 0°C to -	3.6∨ ⊧70°C	V _{DD} = 2.7 - 3.6V T _A = -40°C to +105°C		3.6V C to			
Symbol	Parameter	Min	Тур	Max	Min	Тур	Max	Units	Conditions	
	Active power consumption					2	3	μA		
F _{WDT}	WDT oscillator frequency				2.5	5	7.5	kHz		

207

Table 129 lists the pin count by package.

	Pin Count					
Package	20	28				
PDIP	\checkmark	\checkmark				
QFN	\checkmark	\checkmark				
SOIC	\checkmark	\checkmark				
SSOP	\checkmark	\checkmark				

Table 129. Package and Pin Count Description

Appendix A. Register Tables

For the reader's convenience, this appendix lists all F0830 Series registers numerically by hexadecimal address.

General Purpose RAM

In the F0830 Series, the 000–EFF hexadecimal address range is partitioned for general-purpose random access memory, as follows.

Hex Addresses: 000–0FF

This address range is reserved for general-purpose register file RAM. For more details, see the <u>Register File</u> section on page 14.

Hex Addresses: 100-EFF

This address range is reserved.

Timer 0

For more information about these Timer Control registers, see the <u>Timer Control Register</u> <u>Definitions</u> section on page 83.

Hex Address: F00

Bit	7	6	5	4	3	2	1	0				
Field	TH											
RESET	0	0	0	0	0	0	0	0				
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W				
Address		F00H										

Table 130. Timer 0 High Byte Register (T0H)