



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product StatusActiveCore ProcessoreZ8Core Size8-BitSpeed20MHzConnectivity-	
Core Size8-BitSpeed20MHz	
Speed 20MHz	
Connectivity -	
Peripherals Brown-out Detect/Reset, LED, POR, PWM, WDT	
Number of I/O 23	
Program Memory Size 12KB (12K x 8)	
Program Memory Type FLASH	
EEPROM Size -	
RAM Size 256 x 8	
Voltage - Supply (Vcc/Vdd)2.7V ~ 3.6V	
Data Converters A/D 8x10b	
Oscillator Type Internal	
Operating Temperature -40°C ~ 105°C (TA)	
Mounting Type Through Hole	
Package / Case 28-DIP (0.600", 15.24mm)	
Supplier Device Package -	
Purchase URL https://www.e-xfl.com/product-detail/zilog/z8f1232pj020eg	

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### Z8 Encore!<sup>®</sup> F0830 Series Product Specification

Table 179.	Port C Input Data Registers (PCIN) 224
Table 180.	Port C Output Data Register (PCOUT) 225
Table 181.	Port D GPIO Address Register (PDADDR) 225
Table 182.	Port D Control Registers (PDCTL) 225
Table 183.	Port D Output Data Register (PDOUT) 226
Table 184.	Watchdog Timer Control Register (WDTCTL)
Table 185.	Reset Status Register (RSTSTAT) 226
Table 186.	Watchdog Timer Reload Upper Byte Register (WDTU) 227
Table 187.	Watchdog Timer Reload High Byte Register (WDTH) 227
Table 188.	Watchdog Timer Reload Low Byte Register (WDTL) 227
Table 189.	Trim Bit Address Register (TRMADR) 228
Table 190.	Trim Bit Data Register (TRMDR) 228
Table 191.	Flash Control Register (FCTL)    228
Table 192.	Flash Status Register (FSTAT)    229
Table 193.	Flash Page Select Register (FPS) 229
Table 194.	Flash Sector Protect Register (FPROT) 229
Table 195.	Flash Frequency High Byte Register (FFREQH) 229
Table 196.	Flash Frequency Low Byte Register (FFREQL)

	Reset Characteristics and Latency							
Reset Type	Control Registers	eZ8 CPU	Reset Latency (Delay)					
System Reset	Reset (as applicable)	Reset	About 66 Internal Precision Oscillator Cycles					
System Reset with Crystal Oscillator Enabled	Reset (as applicable)	Reset	About 5000 Internal Precision Oscillator Cycles					
Stop Mode Recovery	Unaffected, except WDT_CTL and OSC_CTL registers	Reset	About 66 Internal Precision Oscillator cycles					
Stop Mode Recovery with crystal oscillator enabled	Unaffected, except WDT_CTL and OSC_CTL registers	Reset	About 5000 Internal Precision Oscillator cycles					

#### Table 9. Reset and Stop Mode Recovery Characteristics and Latency

During a system RESET or Stop Mode Recovery, the Z8 Encore! F0830 Series device is held in reset for about 66 cycles of the Internal Precision Oscillator. If the crystal oscillator is enabled in the Flash option bits, the reset period is increased to about 5000 IPO cycles. When a reset occurs because of a low voltage condition or Power-On Reset, the reset delay is measured from the time that the supply voltage first exceeds the POR level (discussed later in this chapter). If the external pin reset remains asserted at the end of the reset period, the device remains in reset until the pin is deasserted.

At the beginning of reset, all GPIO pins are configured as inputs with pull-up resistor disabled, except PD0 which is shared with the reset pin. On reset, the Port D0 pin is configured as a bidirectional open-drain reset. This pin is internally driven low during port reset, after which the user code may reconfigure this pin as a general purpose output.

During reset, the eZ8 CPU and on-chip peripherals are idle; however, the on-chip crystal oscillator and Watchdog Timer Oscillator continues to run.

On reset, control registers within the register file that have a defined reset value are loaded with their reset values. Other control registers (including the Stack Pointer, Register Pointer and Flags) and general purpose RAM are undefined following the reset. The eZ8 CPU fetches the reset vector at program memory addresses 0002H and 0003H and loads that value into the program counter. Program execution begins at the reset vector address.

Because the control registers are reinitialized by a system reset, the system clock after reset is always the IPO. User software must reconfigure the oscillator control block, to enable and select the correct system clock source.

### 32

**Note:** This register is only reset during a Power-On Reset sequence. Other system reset events do not affect it.

Bit	7	6	5	4	3	2	1	0		
Field		Reserved		VBO	Reserved	Reserved	COMP	Reserved		
RESET	1	0	0	0	1	0	0	0		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Address		·		F8	80H			·		
Bit	Description									
[7:5]	<b>Reserved</b> These registers are reserved and must be programmed to 000.									
[4] VBO	Voltage Brown-Out detector disable This bit takes only effect when the VBO_AO Flash option bit is disabled. In STOP Mode, VBO is always disabled when the VBO_AO Flash option bit is disabled. To learn more about the VBO_AO Flash option bit function, see the <u>Flash Option Bits</u> chapter on page 124. 0 = VBO enabled. 1 = VBO disabled.									
[3]	Reserved This bit is re	eserved and	must be pr	ogrammed t	to 1.					
[2]	Reserved This bit is reserved and must be programmed to 0.									
[1] COMP	Comparator Disable 0 = Comparator is enabled. 1 = Comparator is disabled.									
[0]	Reserved This bit is reserved and must be programmed to 0.									

### Table 14. Power Control Register 0 (PWRCTL0)

>

# General Purpose Input/Output

The Z8 Encore! F0830 Series products support a maximum of 25 port pins (Ports A–D) for General Purpose Input/Output (GPIO) operations. Each port contains control and data registers. The GPIO control registers determine data direction, open-drain, output drive current, programmable pull-ups, Stop Mode Recovery functionality and alternate pin functions. Each port pin is individually programmable. In addition, the Port C pins are capable of direct LED drive at programmable drive strengths.

## **GPIO Port Availability by Device**

Table 15 lists the port pins available with each device and package type.

		10-Bit					
Devices	Package	ADC	Port A	Port B	Port C	Port D	Total I/O
Z8F1232, Z8F0830, Z8F0430, Z8F0230, Z8F0130	20-pin	Yes	[7:0]	[3:0]	[3:0]	[0]	17
Z8F1233, Z8F0831 Z8F0431, Z8F0231 Z8F0131	20-pin	No	[7:0]	[3:0]	[3:0]	[0]	17
Z8F1232, Z8F0830, Z8F0430, Z8F0230, Z8F0130	28-pin	Yes	[7:0]	[5:0]	[7:0]	[0]	23
Z8F1233, Z8F0831 Z8F0431, Z8F0231 Z8F0131	28-pin	No	[7:0]	[7:0]	[7:0]	[0]	25

#### Table 15. Port Availability by Device and Package Type

## Port A–D Address Registers

The Port A–D Address registers select the GPIO port functionality accessible through the Port A–D Control registers. The Port A–D Address and Control registers combine to provide access to all GPIO port controls; see Tables 18 and 19.

<b>R/W</b> R/W R/W R/W R/W R/W R/W R/W	Bit	7	6	5	4	3	2	1	0	
<b>R/W</b> R/W R/W R/W R/W R/W R/W R/W	Field	PADDR[7:0]								
	RESET	00H								
Address FD0H, FD4H, FD8H, FDCH	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
	Address	FD0H, FD4H, FD8H, FDCH								

### Table 18. Port A–D GPIO Address Registers (PxADDR)

Bit	Description
[7:0]	Port Address
PADDR	The port address selects one of the subregisters accessible through the Port Control Register.

### Table 19. Port Control Subregister Access

PADDR[7:0]	Port Control Subregister accessible using the Port A–D Control registers
00H	No function. Provides some protection against accidental port reconfiguration.
01H	Data Direction
02H	Alternate Function
03H	Output Control (open-drain)
04H	High Drive Enable
05H	Stop Mode Recovery Source Enable
06H	Pull-Up Enable
07H	Alternate Function Set 1
08H	Alternate Function Set 2
09H–FFH	No function

### 45

### Port A–D Stop Mode Recovery Source Enable Subregisters

The Port A–D Stop Mode Recovery Source Enable Subregister, shown in Table 25, is accessed through the Port A–D Control Register by writing 05H to the Port A–D Address Register. Setting the bits in the Port A–D Stop Mode Recovery Source Enable subregisters to 1 configures the specified port pins as a Stop Mode Recovery source. During STOP Mode, any logic transition on a port pin enabled as a Stop Mode Recovery source initiates a Stop Mode Recovery event.

#### Table 25. Port A–D Stop Mode Recovery Source Enable Subregisters (PxSMRE)

Bit	7	6	5	4	3	2	1	0									
Field	PSMRE7	PSMRE6	PSMRE5	PSMRE4	PSMRE3	PSMRE2	PSMRE1	PSMRE0									
RESET	0	0	0	0	0	0	0	0									
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W									
Address	If 05H ir	n Port A–D A	Address Reg	jister, acces	sible througl	h the Port A	–D Control F	If 05H in Port A–D Address Register, accessible through the Port A–D Control Register									

#### Bit Description

#### [7:0] **Port Stop Mode Recovery Source Enable**

PSMREx 0 = The port pin is not configured as a Stop Mode Recovery source. Transitions on this pin during STOP Mode do not initiate Stop Mode Recovery.

1 = The port pin is configured as a Stop Mode Recovery source. Any logic transition on this pin during STOP Mode initiates Stop Mode Recovery.

Note: x indicates the specific GPIO port pin number (7-0).

### Port A–D Output Data Register

The Port A–D Output Data Register, shown in Table 30, controls the output data to the pins.

Bit	7	6	5	4	3	2	1	0		
Field	POUT7	POUT6	POUT5	POUT4	POUT3	POUT2	POUT1	POUT0		
RESET	0	0	0	0	0	0	0	0		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Address		FD3H, FD7H, FDBH, FDFH								

#### Table 30. Port A–D Output Data Register (PxOUT)

#### Bit Description

#### [7:0] Port Output Data

PxOUT These bits contain the data to be driven to the port pins. The values are only driven if the corresponding pin is configured as an output and the pin is not configured for Alternate function operation.

0 = Drive a logical 0 (Low).

1= Drive a logical 1 (High). High value is not driven if the drain has been disabled by setting the corresponding port output Control Register bit to 1.

Note: x indicates the specific GPIO port pin number (7–0).

### **IRQ1 Enable High and Low Bit Registers**

Table 41 describes the priority control for IRQ1. The IRQ1 Enable High and Low Bit registers, shown in Tables 42 and 43, form a priority-encoded enabling service for interrupts in the Interrupt Request 1 Register. Priority is generated by setting the bits in each register.

ty Description
ed Disabled
1 Low
2 Nominal
3 High
2

Table 41. IRQ1 Enable and Priority Encoding

#### Table 42. IRQ1 Enable High Bit Register (IRQ1ENH)

Bit	7	6	5	4	3	2	1	0		
Field	PA7ENH	PA6CENH	PA5ENH	PA4ENH	<b>PA3ENH</b>	PA2ENH	PA1ENH	PA0ENH		
RESET	0	0	0	0	0	0	0	0		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Address	FC4H									

Bit	Description
[7] PA7ENH	Port A Bit[7] Interrupt Request Enable High Bit
[6] PA6CENH	Port A Bit[7] or Comparator Interrupt Request Enable High Bit
[5:0]	Port A Bit[x] Interrupt Request Enable High Bit
PA <i>x</i> ENH	See the interrupt port select register for selection of either Port A or Port D as the interrupt source.

### **Timer Reload High and Low Byte Registers**

The Timer 0–1 Reload High and Low Byte (TxRH and TxRL) registers, shown in Tables 52 and 53, store a 16-bit reload value, {TRH[7:0], TRL[7:0]}. Values written to the Timer Reload High Byte Register are stored in a temporary holding register. When a write to the Timer Reload Low Byte Register occurs, the temporary holding register value is written to the Timer High Byte Register. This operation allows simultaneous updates of the 16-bit timer reload value. In COMPARE Mode, the Timer Reload High and Low Byte registers store the 16-bit compare value.

Bit	7	6	5	4	3	2	1	0
Field		TRH						
RESET	1	1	1	1	1	1	1	1
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Address		F02H, F0AH						

#### Table 52. Timer 0–1 Reload High Byte Register (TxRH)

#### Table 53. Timer 0–1 Reload Low Byte Register (TxRL)

Bit	7	6	5	4	3	2	1	0
Field		TRL						
RESET	1	1	1	1	1	1	1	1
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Address	F03H, F0BH							

Bit	Description
[7:0]	Timer Reload Register High and Low
TRH, TRL	These two bytes form the 16-bit reload value, {TRH[7:0], TRL[7:0]}. This value sets the max- imum count value, which initiates a timer reload to 0001H. In COMPARE Mode, these two bytes form the 16-bit compare value.

## **Timer 0–1 Control Registers**

The Timer Control registers are 8-bit read/write registers that control the operation of their associated counter/timers.

### Time 0–1 Control Register 0

The Timer Control 0 (TxCTL0) and Timer Control 1 (TxCTL1) registers determine the timer operating mode. These registers also include a programmable PWM deadband delay, two bits to configure the timer interrupt definition, and a status bit to identify if the most recent timer interrupt is caused by an input capture event.

						-		
Bit	7	6	5	4	3	2	1	0
Field	TMODEHI	TICONFIG		Reserved	PWMD			INPCAP
RESET	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Address		F06H, F0EH						

Table 56. Ti	mer 0–1 Cor	ntrol Register	0 (TxCTL0)
--------------	-------------	----------------	------------

Bit	Description
[7] TMODEHI	<b>Timer Mode High Bit</b> This bit along with the TMODE field in the TxCTL1 Register determines the operating mode of the timer. This is the most significant bit of the timer mode selection value. See the TxCTL1 Register description on the next page for additional details.
[6:5] TICONFIG	<ul> <li>Timer Interrupt Configuration</li> <li>This field configures timer interrupt definition.</li> <li>0x = Timer interrupt occurs on all of the defined reload, compare and input events.</li> <li>10 = Timer interrupt occurs only on defined input capture/deassertion events.</li> <li>11 = Timer interrupt occurs only on defined reload/compare events.</li> </ul>
[4]	<b>Reserved</b> This bit is reserved and must be programmed to 0.
[3:1] PWMD	<b>PWM Delay Value</b> This field is a programmable delay to control the number of system clock cycles delay before the timer output and the timer output complement are forced to their Active state. 000 = No delay. 001 = 2 cycles delay. 010 = 4 cycles delay. 011 = 8 cycles delay. 100 = 16 cycles delay. 101 = 32 cycles delay. 110 = 64 cycles delay. 111 = 128 cycles delay.

### **ADC Interrupt**

The ADC can generate an interrupt request when a conversion has been completed. An interrupt request that is pending when the ADC is disabled is not cleared automatically.

### **Reference Buffer**

The reference buffer, RBUF, supplies the reference voltage for the ADC. When enabled, the internal voltage reference generator supplies the ADC. When RBUF is disabled, the ADC must have the reference voltage supplied externally through the  $V_{REF}$  pin in 28-pin package. RBUF is controlled by the REFEN bit in the ADC Control Register.

### **Internal Voltage Reference Generator**

The internal voltage reference generator provides the voltage VR2, for the RBUF. VR2 is 2V.

### **Calibration and Compensation**

A user can perform calibration and store the values into Flash or the user code can perform a manual offset calibration. There is no provision for manual gain calibration.

## **ADC Control Register Definitions**

The ADC Control registers are defined in this section.

### ADC Data High Byte Register

The ADC Data High Byte Register, listed in Table 64, contains the upper eight bits of the ADC output. Access to the ADC Data High Byte Register is read-only. Reading the ADC Data High Byte Register latches data in the ADC Low Bits Register.

#### Table 64. ADC Data High Byte Register (ADCD\_H)

Bit	7	6	5	4	3	2	1	0
Field	ADCDH							
RESET		X						
R/W		R						
Address	F72H							
·								

Bit	Description
[7:0]	ADC High Byte
ADCDH	00h–FFh = The last conversion output is held in the data registers until the next ADC conversion is completed.

### ADC Data Low Bits Register

The ADC Data Low Bits Register, shown in Table 65, contains the lower bits of the ADC output. Access to the ADC Data Low Bits Register is read-only. Reading the ADC Data High Byte Register latches lower bits of the ADC in the ADC Data Low Bits Register.

Bit	7	6	5	4	3	2	1	0
Field	ADO	CDL	Reserved					
RESET	Х		X X					
R/W	F	२	R					
Address		F73H						

Table 65. ADC Data L	w Bits Register (ADCD_L)
----------------------	--------------------------

Bit	Description
[7:6] ADCDL	ADC Low Bits 00–11b = These bits are the two least-significant bits of the 10-bit ADC output. These bits are undefined after a reset. The low bits are latched into this register whenever the ADC Data High Byte Register is read.
[5:0]	<b>Reserved</b> These bits are reserved and must be programmed to 000000.

bits can only be set to 1. Thus, sectors can be protected, but not unprotected, via register write operations. Writing a value other than 5EH to the Flash Control Register deselects the Flash Sector Protect Register and reenables access to the Page Select Register. Observe the following procedure to setup the Flash Sector Protect Register from user code:

- 1. Write 00H to the Flash Control Register to reset the Flash Controller.
- 2. Write 5EH to the Flash Control Register to select the Flash Sector Protect Register.
- 3. Read and/or write the Flash Sector Protect Register which is now at Register File address FF9H.
- 4. Write 00H to the Flash Control Register to return the Flash Controller to its reset state.

The Sector Protect Register is initialized to 0 on reset, putting each sector into an unprotected state. When a bit in the Sector Protect Register is written to 1, the corresponding sector can no longer be written or erased. After setting a bit in the Sector Protect Register, the bit cannot be cleared by the user.

### **Byte Programming**

Flash memory is enabled for byte programming after unlocking the Flash Controller and successfully enabling either mass erase or page erase. When the Flash Controller is unlocked and mass erase is successfully enabled, all of the program memory locations are available for byte programming. In contrast, when the Flash Controller is unlocked and page erase is successfully enabled, only the locations of the selected page are available for byte programming. An erased Flash byte contains all 1's (FFH). The programming operation can only be used to change bits from 1 to 0. To change a Flash bit (or multiple bits) from 0 to 1 requires execution of either the page erase or mass erase commands.

Byte programming can be accomplished using the On-Chip Debugger's write memory command or eZ8 CPU execution of the LDC or LDCI instructions. Refer to the <u>eZ8 CPU</u> <u>Core User Manual (UM0128)</u>, which is available for download on <u>www.zilog.com</u>, for the description of the LDC and LDCI instructions. While the Flash Controller programs the Flash memory, the eZ8 CPU idles, but the system clock and on-chip peripherals continue to operate. To exit programming mode and lock the Flash, write any value to the Flash Control Register, except the mass erase or page erase commands.

**Caution:** The byte at each address within Flash memory cannot be programmed (any bits written to 0) more than twice before an erase cycle occurs.

## **Option Bit Types**

This section describes the two types of Flash option bits offered in the F0830 Series.

### **User Option Bits**

The user option bits are contained in the first two bytes of program memory. User access to these bits is provided because these locations contain application specific device configurations. The information contained here is lost when page 0 of program memory is erased.

### **Trim Option Bits**

The trim option bits are contained in the information page of the Flash memory. These bits are factory programmed values required to optimize the operation of onboard analog circuitry and cannot be permanently altered by the user. Program memory can be erased without endangering these values. It is possible to alter working values of these bits by accessing the trim bit address and data registers, but these working values are lost after a power loss.

There are 32 bytes of trim data. To modify one of these values, the user code must first write a value between 00H and 1FH into the Trim Bit Address Register. The next write to the Trim Bit Data Register changes the working value of the target trim data byte.

Reading the trim data requires the user code to write a value between 00H and 1FH into the Trim Bit Address Register. The next read from the Trim Bit Data Register returns the working value of the target trim data byte.

**Note:** The trim address range is from information address 20–3F only. The remaining information page is not accessible via the Trim Bit Address and Data registers.

During reset, the first 43 system clock cycles perform 43 Flash accesses. The six bits of the counter provide the lower six bits of the Flash memory address. All other address bits are set to 0. The option bit registers use the 6-bit address from the counter as an address and latch the data from the Flash on the positive edge of the IPO clock, allowing for a maximum of 344-bits (43 bytes) of option information to be read from Flash.

Because option information is stored in both the first two bytes of program memory and in the information area of Flash memory, the data must be placed in specific locations to be read correctly. In this case, the first two bytes at addresses 0 and 1 in program memory are read out and the remainder of the bytes are read out of the Flash information area.

Bit	7	6	5	4	3	2	1	0	
Field		TRMDR: Trim Bit Data							
RESET	0	0	0	0	0	0	0	0	
R/W	R/W	R/W R/W R/W R/W R/W R/W R/W							
Address		FF7H							

#### Table 80. Trim Bit Data Register (TRMDR)

## **Flash Option Bit Address Space**

The first two bytes of Flash program memory at addresses 0000H and 0001H are reserved for the user-programmable Flash option bits. See Tables 81 and 82.

Bit	7	6	5	4	3	2	1	0	
Field	WDT_RES	WDT_AO	OSC_S	SEL[1:0]	VBO_AO	FRP	Reserved	FWP	
RESET	U	U	U	U	U	U	U	U	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Address		Program Memory 0000H							
Note: U =	Unchanged by	Reset. R/W :	= Read/Write	•					
Bit	Descriptio	on							
[7] WDT_RES [6] WDT_AO	<ul> <li>Matchdog Timer Reset</li> <li>/DT_RES</li> <li>0 = Watchdog Timer time-out generates an interrupt request. Interrupts must be globally enabled for the eZ8 CPU to acknowledge the interrupt request.</li> <li>1 = Watchdog Timer time-out causes a system reset. This is the default setting for unpro- grammed (erased) Flash.</li> <li>Watchdog Timer Always On</li> </ul>								
[5:4] OSC_SEL	<ul> <li>grammed (erased) Flash.</li> <li>OSCILLATOR Mode Selection</li> <li>00 = On-chip oscillator configured for use with external RC networks (&lt;4MHz).</li> <li>01 = Minimum power for use with very low frequency crystals (32 kHz to 1.0MHz).</li> <li>10 = Medium power for use with medium frequency crystals or ceramic resonators (0.5MH to 5.0MHz).</li> <li>11 = Maximum power for use with high frequency crystals (5.0MHz to 20.0MHz). This is the default setting for unprogrammed (erased) Flash.</li> </ul>								

Table 81. Flash Option Bits at Program Memory Address 0000H

					•			
		V <sub>DD</sub> = 2.7 to 3.6V T <sub>A</sub> = 0°C to +70°C		V <sub>DD</sub> = 2.7 to 3.6V T <sub>A</sub> = -40°C to +105°C				
Symbol	Parameter	Min	Max	Min	Max	Units	Conditions	
T <sub>XINR</sub>	System Clock Rise Time			-	3	ns	T <sub>CLK</sub> = 50 ns	
T <sub>XINF</sub>	System Clock Fall Time			-	3	ns	T <sub>CLK</sub> = 50 ns	
T <sub>XTALSET</sub>	Crystal Oscillator Setup Time			_	30,000	cycle	Crystal oscillator cycles	
T <sub>IPOSET</sub>	Internal Precision Oscillator Startup Time			_	25	μs	Startup time after enable	
T <sub>WDTSET</sub>	WDT Startup Time			_	50	μs	Startup time after reset	

#### Table 117. AC Characteristics (Continued)

## **On-Chip Peripheral AC and DC Electrical Characteristics**

		T <sub>A</sub> =	Γ <sub>A</sub> = 0°C to +70°C		T <sub>A</sub>	T <sub>A</sub> = -40°C to +105°C				
Symbol	Parameter	Min	Тур	Max	Min	Typ <sup>1</sup>	Max	Units	Conditions	
V <sub>POR</sub>	Power-On Reset Voltage Threshold				2.20	2.45	2.70	V	V <sub>DD</sub> = V <sub>POR</sub> (default VBO trim)	
V <sub>VBO</sub>	Voltage Brown-Out Reset Voltage Threshold				2.15	2.40	2.65	V	V <sub>DD</sub> = V <sub>VBO</sub> (default VBO trim)	
	V <sub>POR</sub> to V <sub>VBO</sub> hysteresis					50	75	mV		
	Starting V <sub>DD</sub> voltage to ensure valid Power-On Reset.				_	V <sub>SS</sub>	_	V		
T <sub>ANA</sub>	Power-On Reset Analog Delay				_	50	_	μs	V <sub>DD</sub> > V <sub>POR</sub> ; T <sub>POR</sub> Digital Reset delay follows T <sub>ANA</sub>	

Table 118. Power-On Reset and Voltage Brown-Out Electrical Characteristics and Timing

Note: <sup>1</sup>Data in the typical column is from characterization at 3.3V and 0°C. These values are provided for design guidance only and are not tested in production.

		Power Co	onsumption
Category	Block	Typical	Maximum
Logic	CPU/Peripherals @ 20MHz	5mA	
Flash	Flash @20MHz		12mA
	ADC @20MHz	4mA	4.5mA
	IPO	350µA	400µA
	Comparator @10MHz	330µA	450µA
Analog	POR & VBO	120µA	150µA
	WDT Oscillator	2µA	ЗµА
	OSC @ 20MHz	600µA	900µA
	Clock Filter	120µA	150µA
Note: The va	lues in this table are subject to change	· · ·	

### Table 127. Power Consumption Reference Table

Figure 36. Flash Current Diagram

Part Number	Flash	RAM	NVDS	ADC Channels	Description
Z8F0131PJ020SG	1KB	256	Yes	0	PDIP 28-pin
Z8F0131QJ020SG	1KB	256	Yes	0	QFN 28-pin
Extended Temperature	: −40°C to	105°C			
Z8F0130SH020EG	1KB	256	Yes	7	SOIC 20-pin
Z8F0130HH020EG	1KB	256	Yes	7	SSOP 20-pin
Z8F0130PH020EG	1KB	256	Yes	7	PDIP 20-pin
Z8F0130QH020EG	1KB	256	Yes	7	QFN 20-pin
Z8F0131SH020EG	1KB	256	Yes	0	SOIC 20-pin
Z8F0131HH020EG	1KB	256	Yes	0	SSOP 20-pin
Z8F0131PH020EG	1KB	256	Yes	0	PDIP 20-pin
Z8F0131QH020EG	1KB	256	Yes	0	QFN 20-pin
Z8F0130SJ020EG	1KB	256	Yes	8	SOIC 28-pin
Z8F0130HJ020EG	1KB	256	Yes	8	SSOP 28-pin
Z8F0130PJ020EG	1KB	256	Yes	8	PDIP 28-pin
Z8F0130QJ020EG	1KB	256	Yes	8	QFN 28-pin
Z8F0131SJ020EG	1KB	256	Yes	0	SOIC 28-pin
Z8F0131HJ020EG	1KB	256	Yes	0	SSOP 28-pin
Z8F0131PJ020EG	1KB	256	Yes	0	PDIP 28-pin
Z8F0131QJ020EG	1KB	256	Yes	0	QFN 28-pin
ZUSBSC00100ZACG					USB Smart Cable Accessory Kit
ZUSBOPTSC01ZACG					Opto-Isolated USB Smart Cable Accessory Kit

#### Table 128. Z8 Encore! XP F0830 Series Ordering Matrix

## **Part Number Suffix Designations**

Zilog part numbers consist of a number of components, as indicated in the following example.

**Example.** Part number Z8F0830SH020SG is an 8-bit 20MHz Flash MCU with 8KB Program Memory and equipped with ADC and NVDS in a 20-pin SOIC package, operating within a 0°C to +70°C temperature range and built using lead-free solder.

### Hex Address: FC1

Bit	7	6	5	4	3	2	1	0	
Field	Reserved	T1ENH	T0ENH	Reserved	Reserved	Reserved	Reserved	ADCENH	
RESET	0	0	0	0	0	0	0	0	
R/W	R/W	R/W R/W R/W R/W R/W R/W R/W							
Address		FC1H							

### Hex Address: FC2

### Table 159. IRQ0 Enable Low Bit Register (IRQ0ENL)

Bit	7	6	5	4	3	2	1	0		
Field	Reserved	T1ENL	<b>T0ENL</b>	Reserved	Reserved	Reserved	Reserved	ADCENL		
RESET	0	0	0	0	0	0	0	0		
R/W	R	R/W	R/W	R/W	R/W	R	R	R/W		
Address		FC2H								

### Hex Address: FC3

### Table 160. Interrupt Request 1 Register (IRQ1)

Bit	7	6	5	4	3	2	1	0	
Field	PA7I	PA6CI	PA5I	PA4I	PA3I	PA2I	PA1I	PA0I	
RESET	0	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Address		FC3H							

### Hex Address: FC4

#### Table 161. IRQ1 Enable High Bit Register (IRQ1ENH)

Bit	7	6	5	4	3	2	1	0		
Field	PA7ENH	PA6CENH	PA5ENH	PA4ENH	<b>PA3ENH</b>	PA2ENH	PA1ENH	PA0ENH		
RESET	0	0	0	0	0	0	0	0		
R/W	R/W	R/W R/W R/W R/W R/W R/W R/W								
Address		FC4H								

### Z8 Encore!<sup>®</sup> F0830 Series Product Specification

# Index

### **Symbols**

@ 165# 165% 165

### **Numerics**

10-bit ADC 4

### Α

absolute maximum ratings 184 AC characteristics 189 ADC 166 block diagram 99 overview 98 ADC Channel Register 1 (ADCCTL) 102 ADC Data High Byte Register (ADCDH) 103 ADC Data Low Bit Register (ADCDL) 103, 104, 105 **ADCX 166** ADD 166 add - extended addressing 166 add with carry 166 add with carry - extended addressing 166 additional symbols 165 address space 14 **ADDX 166** analog block/PWM signal synchronization 100 analog block/PWM signal zynchronization 100 analog signals 11 analog-to-digital converter overview 98 AND 169 **ANDX 169** architecture voltage measurements 98 arithmetic instructions 166 assembly language programming 162 assembly language syntax 163

### В

B 165 b 164 **BCLR 167** binary number suffix 165 BIT 167 bit 164 clear 167 manipulation instructions 167 set 167 set or clear 167 swap 167 test and jump 169 test and jump if non-zero 169 test and jump if zero 169 bit jump and test if non-zero 166 bit swap 169 block diagram 3 block transfer instructions 167 **BRK 169 BSET 167** BSWAP 167. 169 **BTJ** 169 BTJNZ 166, 169 **BTJZ 169** 

## С

calibration and compensation, motor control measurements 101 CALL procedure 169 capture mode 89, 90 capture/compare mode 89 cc 164 CCF 168 characteristics, electrical 184 clear 168 CLR 168 COM 169 compare 89