E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	eZ8
Core Size	8-Bit
Speed	20MHz
Connectivity	-
Peripherals	Brown-out Detect/Reset, LED, POR, PWM, WDT
Number of I/O	17
Program Memory Size	12KB (12K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SSOP (0.209", 5.30mm Width)
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z8f1233hh020eg

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Nonvolatile Data Storage

The Nonvolatile Data Storage (NVDS) function uses a hybrid hardware/software scheme to implement a byte-programmable data memory and is capable of storing about 100,000 write cycles.

Internal Precision Oscillator

The Internal Precision Oscillator (IPO) function, with an accuracy of $\pm 4\%$ full voltage/ temperature range, is a trimmable clock source that requires no external components.

External Crystal Oscillator

The crystal oscillator circuit provides highly accurate clock frequencies using an external crystal, ceramic resonator or RC network.

10-Bit Analog-to-Digital Converter

The optional Analog-to-Digital Converter (ADC) converts an analog input signal to a 10bit binary number. The ADC accepts inputs from eight different analog input pins.

Analog Comparator

The analog comparator compares the signal at an input pin with either an internal programmable reference voltage or with a signal at the second input pin. The comparator output is used either to drive a logic output pin or to generate an interrupt.

Timers

Two enhanced 16-bit reloadable timers can be used for timing/counting events or for motor control operations. These timers provide a 16-bit programmable reload counter and operate in ONE-SHOT, CONTINUOUS, GATED, CAPTURE, CAPTURE RESTART, COMPARE, CAPTURE and COMPARE, PWM SINGLE OUTPUT and PWM DUAL OUTPUT Modes.

Interrupt Controller

The Z8 Encore! F0830 Series products support seventeen interrupt sources with sixteen interrupt vectors: up to five internal peripheral interrupts and up to twelve GPIO interrupts. These interrupts have three levels of programmable interrupt priority.

Z8 Encore![®] F0830 Series Product Specification

Reset and Stop Mode Recovery

The reset controller in the Z8 Encore! F0830 Series controls RESET and Stop Mode Recovery operations. In a typical operation, the following events can cause a reset:

- Power-On Reset (POR)
- Voltage Brown-Out (VBO)
- Watchdog Timer time-out (when configured by the WDT_RES Flash option bit to initiate a reset)
- External RESET pin assertion (when the alternate RESET function is enabled by the GPIO register)
- On-Chip Debugger initiated reset (OCDCTL[0] set to 1)

When the device is in STOP Mode, a Stop Mode Recovery event is initiated by either of the following occurrences:

- A Watchdog Timer time-out
- A GPIO port input pin transition on an enabled Stop Mode Recovery source

The VBO circuitry on the device generates a VBO reset when the supply voltage drops below a minimum safe level.

Reset Types

The Z8 Encore! F0830 Series provides different types of Reset operations. Stop Mode Recovery is considered a form of reset. Table 9 lists the types of resets and their operating characteristics. The duration of a system reset is longer if the external crystal oscillator is enabled by the Flash option bits; the result is additional time for oscillator startup.

• Writing 1 to the IRQE bit in the Interrupt Control Register

Interrupts are globally disabled by any of the following actions:

- Execution of a DI (disable interrupt) instruction
- eZ8 CPU acknowledgement of an interrupt service request from the Interrupt Controller
- Writing a 0 to the IRQE bit in the Interrupt Control Register
- Reset
- Execution of a trap instruction
- Illegal instruction Trap
- Primary oscillator fail trap
- Watchdog Oscillator fail trap

Interrupt Vectors and Priority

The Interrupt Controller supports three levels of interrupt priority. Level 3 is the highest priority, level 2 is the second highest priority and level 1 is the lowest priority. If all of the interrupts are enabled with identical interrupt priority (all as level 2 interrupts, for example), the interrupt priority is assigned from highest to lowest as specified in <u>Table 34</u> on page 54. Level 3 interrupts are always assigned higher priority than level 2 interrupts and level 2 interrupts are assigned higher priority than level 1 interrupts. Within each interrupt priority level (level 1, level 2 or level 3), priority is assigned as specified in Table 34, above. Reset, Watchdog Timer interrupt (if enabled), primary oscillator fail trap, Watchdog Oscillator fail trap and illegal instruction trap always have highest (level 3) priority.

Interrupt Assertion

Interrupt sources assert their interrupt requests for only a single system clock period (single pulse). When the interrupt request is acknowledged by the eZ8 CPU, the corresponding bit in the interrupt request register is cleared. Writing 0 to the corresponding bit in the interrupt request register clears the interrupt request.

Caution: Zilog recommends not using a coding style that clears bits in the Interrupt Request registers. All incoming interrupts received between execution of the first LDX command and the final LDX command are lost. See Example 1, which follows.

Example 1. A poor coding style that can result in lost interrupt requests:

Table 45. IRQ2 Enable High Bit Register (IRQ2ENH)

Bit	7	6	5	4	3	2	1	0
Field		Rese	erved		C3ENH	C2ENH	C1ENH	C0ENH
RESET	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Address				FC	7H			

Bit	Description
[7:4]	Reserved These registers are reserved and must be programmed to 0000.
[3] C3ENH	Port C3 Interrupt Request Enable High Bit
[2] C2ENH	Port C2 Interrupt Request Enable High Bit
[1] C1ENH	Port C1 Interrupt Request Enable High Bit
[0] C0ENH	Port C0 Interrupt Request Enable High Bit

Table 46. IRQ2 Enable Low Bit Register (IRQ2ENL)

Bit	7	6	5	4	3	2	1	0
Field		Rese	erved		C3ENL	C2ENL	C1ENL	C0ENL
RESET	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Address				FC	8H			<u> </u>

Bit	Description
[7:4]	Reserved These registers are reserved and must be programmed to 0000.
[3] C3ENL	Port C3 Interrupt Request Enable Low Bit
[2] C2ENL	Port C2 Interrupt Request Enable Low Bit
[1] C1ENL	Port C1 Interrupt Request Enable Low Bit
[0] COENL	Port C0 Interrupt Request Enable Low Bit

- 6. Write to the Timer Control Register to enable the timer.
- 7. Counting begins on the first appropriate transition of the timer input signal. No interrupt is generated by the first edge.

In CAPTURE/COMPARE Mode, the elapsed time from timer start to capture event can be calculated using the following equation:

Capture Elapsed Time (s) = $\frac{(Capture Value - Start Value) \times Prescale}{System Clock Frequency (Hz)}$

Reading the Timer Count Values

The current count value in the timers can be read while counting (enabled). This capability has no effect on Timer operation. When the timer is enabled and the Timer High Byte Register is read, the contents of the timer low byte register are placed in a holding register. A subsequent read from the timer low byte register returns the value in the holding register. This operation allows accurate reads of the full 16-bit timer count value when enabled. When the timers are not enabled, a read from the timer low byte register returns the actual value in the counter.

Timer Pin Signal Operation

Timer output is a GPIO port pin alternate function. The timer output is toggled every time the counter is reloaded.

The timer input can be used as a selectable counting source. It shares the same pin as the complementary timer output. When selected by the GPIO alternate function registers, this pin functions as a timer input in all modes except for the DUAL PWM OUTPUT Mode. For this mode, no timer input is available.

Timer Control Register Definitions

This section defines the features of the following Timer Control registers. <u>Timer 0–1 High and Low Byte Registers</u>: see page 83

Timer Reload High and Low Byte Registers: see page 85

Timer 0-1 PWM High and Low Byte Registers: see page 86

Timer 0-1 Control Registers: see page 87

Timer 0–1 High and Low Byte Registers

The Timer 0–1 High and Low Byte (TxH and TxL) registers, shown in Tables 50 and 51, contain the current 16-bit timer count value. When the timer is enabled, a read from TxH causes the value in TxL to be stored in a temporary holding register. A read from TxL always returns this temporary register content when the timer is enabled; however, when the timer is disabled, a read from the TxL reads the TxL Register content directly.

Writing to the Timer High and Low Byte registers while the timer is enabled is not recommended. There are no temporary holding registers available for write operations; therefore, simultaneous 16-bit writes are not possible. If either the timer High or Low Byte registers are written during counting, the 8-bit written value is placed in the counter (High or Low byte) at the next clock edge. The counter continues counting from the new value.

Bit	7 6 5 4 3 2 1 0							
Field				Т	Н			
RESET	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Address				F00H,	F08H			

Table 50. Timer 0–1 High Byte Register (TxH)

Table 51	. Timer 0–1	Low Byte	Register	(TxL)

Bit	7	6	5	4	3	2	1	0
Field				Т	Ľ			
RESET	0	0	0	0	0	0	0	1
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Address				F01H,	F09H			

ADC Interrupt

The ADC can generate an interrupt request when a conversion has been completed. An interrupt request that is pending when the ADC is disabled is not cleared automatically.

Reference Buffer

The reference buffer, RBUF, supplies the reference voltage for the ADC. When enabled, the internal voltage reference generator supplies the ADC. When RBUF is disabled, the ADC must have the reference voltage supplied externally through the V_{REF} pin in 28-pin package. RBUF is controlled by the REFEN bit in the ADC Control Register.

Internal Voltage Reference Generator

The internal voltage reference generator provides the voltage VR2, for the RBUF. VR2 is 2V.

Calibration and Compensation

A user can perform calibration and store the values into Flash or the user code can perform a manual offset calibration. There is no provision for manual gain calibration.

ADC Control Register Definitions

The ADC Control registers are defined in this section.

ADC Control Register 0

The ADC Control 0 Register, shown in Table 63, initiates an A/D conversion and provides ADC status information.

Bit	7	6	5	4	3	2	1	0
Field	START	Reserved	REFEN	ADCEN	Reserved		ANAIN[2:0]	
RESET	0	0	0	0	0	0	0	0
R/W	R/W1	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Address				F7	'0h			
Bit	Descriptio	n						
[7] START	sion.	to 0 has no e		0			lable to begi sion is currer	
[6]	Reserved This bit is re	eserved and	must be pre	ogrammed t	o 0.			
[5] REFEN	the ADO 1 = Internal	reference v C.	oltage for th		•		e voltage to l rence voltag	-
[4] ADCEN		le disabled for enabled for						
[3]	Reserved This bit is re	eserved and	must be pro	ogrammed t	o 0.			
[2:0] ANAIN	001 = ANA 010 = ANA 011 = ANA 100 = ANA 101 = ANA 110 = ANA	but Select 0 input is sel 1 input is sel 2 input is sel 3 input is sel 4 input is sel 5 input is sel 6 input is sel 7 input is sel	lected for an lected for an ected for an lected for an lected for an ected for an	nalog to digit nalog to digit nalog to digit nalog to digit nalog to digit nalog to digit	al conversio al conversio al conversio al conversio al conversio al conversio	n. n. n. n. n. n.		

Table 63. ADC Control Register 0 (ADCCTL0)

Option Bit Types

This section describes the two types of Flash option bits offered in the F0830 Series.

User Option Bits

The user option bits are contained in the first two bytes of program memory. User access to these bits is provided because these locations contain application specific device configurations. The information contained here is lost when page 0 of program memory is erased.

Trim Option Bits

The trim option bits are contained in the information page of the Flash memory. These bits are factory programmed values required to optimize the operation of onboard analog circuitry and cannot be permanently altered by the user. Program memory can be erased without endangering these values. It is possible to alter working values of these bits by accessing the trim bit address and data registers, but these working values are lost after a power loss.

There are 32 bytes of trim data. To modify one of these values, the user code must first write a value between 00H and 1FH into the Trim Bit Address Register. The next write to the Trim Bit Data Register changes the working value of the target trim data byte.

Reading the trim data requires the user code to write a value between 00H and 1FH into the Trim Bit Address Register. The next read from the Trim Bit Data Register returns the working value of the target trim data byte.

Note: The trim address range is from information address 20–3F only. The remaining information page is not accessible via the Trim Bit Address and Data registers.

During reset, the first 43 system clock cycles perform 43 Flash accesses. The six bits of the counter provide the lower six bits of the Flash memory address. All other address bits are set to 0. The option bit registers use the 6-bit address from the counter as an address and latch the data from the Flash on the positive edge of the IPO clock, allowing for a maximum of 344-bits (43 bytes) of option information to be read from Flash.

Because option information is stored in both the first two bytes of program memory and in the information area of Flash memory, the data must be placed in specific locations to be read correctly. In this case, the first two bytes at addresses 0 and 1 in program memory are read out and the remainder of the bytes are read out of the Flash information area.

Byte Read

To read a byte from the NVDS array, user code must first push the address onto the stack. User code issues a CALL instruction to the address of the byte-read routine (0×2000). At the return from the subroutine, the read byte resides in working register R0 and the read status byte resides in working register R1. The bit fields of this status byte are defined in Table 92. Additionally, the user code should pop the address byte off the stack.

The read routine uses 16 bytes of stack space in addition to the one byte of address pushed by the user code. Sufficient memory must be available for this stack usage.

Due to the Flash memory architecture, NVDS reads exhibit a nonuniform execution time. A read operation takes between $71 \mu s$ and $258 \mu s$ (assuming a 20MHz system clock). Slower system clock speeds result in proportionally higher execution times.

NVDS byte reads from invalid addresses (those exceeding the NVDS array size) return $0 \times ff$. Illegal read operations have a $6 \mu s$ execution time.

The status byte returned by the NVDS read routine is zero for a successful read. If the status byte is nonzero, there is a corrupted value in the NVDS array at the location being read. In this case, the value returned in R0 is the byte most recently written to the array that does not have an error.

Bit	7	6	5	4	3	2	1	0
Field		Reserved		DE	Reserved	FE	IGADDR	Reserved
Default Value	0	0	0	0	0	0	0	0
Bit	Descriptio	n						
[7:5]	Reserved These bits a	are reserved	and must b	e programn	ned to 000.			
[4] DE		•			und in the late eps forward u			
[3]	Reserved This bit is re	eserved and	must be pro	ogrammed t	o 0.			
[2] FE	Flash Erro If a Flash e	r rror is detect	ed, this bit i	s set to 1.				
[1] IGADDR	Illegal Add When NVD this bit is se	S byte reads	s from invali	d addresses	s (those exce	eding the N	IVDS array s	size) occur,
[0]	Reserved This bit is reserved and must be programmed to 0.							

Table 92. Read Status Byte

Operation

The following section describes the operation of the On-Chip Debugging function.

OCD Interface

The On-Chip Debugger uses the DBG pin for communication with an external host. This one-pin interface is a bidirectional open-drain interface that transmits and receives data. Data transmission is half-duplex, which means that transmission and data retrieval cannot occur simultaneously. The serial data on the DBG pin is sent using the standard asynchronous data format defined in RS-232. This pin creates an interface between the Z8 Encore! F0830 Series products and the serial port of a host PC using minimal external hardware. Two different methods for connecting the DBG pin to an RS-232 interface are displayed in Figures 21 and 22. The recommended method is the buffered implementation depicted in Figure 22. The DBG pin must always be connected to V_{DD} through an external pull-up resistor.

Caution: For proper operation of the On-Chip Debugger, all power pins (V_{DD} and AV_{DD}) must be supplied with power and all ground pins (V_{SS} and AV_{SS}) must be properly grounded. The DBG pin is open-drain and must always be connected to V_{DD} through an external pull-up resistor to ensure proper operation.




Figure 21. Interfacing the On-Chip Debugger's DBG Pin with an RS-232 Interface, #1 of 2

149

Table 96. OCD Control Register (OCDCTL)

Bit	7	6	5	4	3	2	1	0
Field	DBGMODE	BRKEN	DBGACK		Res	erved		RST
RESET	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R	R	R	R	R/W
Bit	Descriptio	on						
[7] DBGMOD	stops fetch automatica Flash read cannot be 0 = The Z8	e enters DE ning new ins ally set whe protect option written to 0 B Encore! F(0830 Series	learing this ruction is de bled, this bit device is o	bit causes t ecoded and can only be perating in N	he eZ8 CPU breakpoints e cleared by NORMAL M	J to restart. are enable resetting th	This bit is d. If the
[6] BRKEN	This bit co are disable when a BR cally set to 0 = Breakp	 1 = The Z8 Encore! F0830 Series device is in DEBUG Mode. Breakpoint Enable This bit controls the behavior of the BRK instruction (opcode 00H). By default, breakpoints are disabled and the BRK instruction behaves similar to an NOP instruction. If this bit is 1 when a BRK instruction is decoded, the DBGMODE bit of the OCDCTL register is automatically set to 1. 0 = Breakpoints are disabled. 1 = Breakpoints are enabled.						
[5] DBGACK	This bit en Debug ack 0 = Debug	nowledge o acknowled	ebug acknow character (F ge is disable ge is enable	FH) to the h ed.				ends a
[4:1]	Reserved These bits	are reserve	ed and must	be progran	nmed to 000	00.		
[0] RST	Power-On bit is autor 0 = No effe	Reset seques natically cle ect.	sets the Z8F ience with th ared to 0 at ad protect o	the end of t	h that the Or the reset se	n-Chip Debi		

Z8 Encore![®] F0830 Series Product Specification

Internal Precision Oscillator

The Internal Precision Oscillator (IPO) is designed for use without external components. The user can either manually trim the oscillator for a nonstandard frequency or use the automatic factory-trimmed version to achieve a 5.53 MHz frequency with $\pm 4\%$ accuracy and 45%~55% duty cycle over the operating temperature and supply voltage of the device. The maximum start-up time of the IPO is 25µs. IPO features include:

- On-chip RC oscillator that does not require external components
- Output frequency of either 5.53 MHz or 32.8kHz (contains both a FAST and a SLOW mode)
- Trimming possible through Flash option bits, with user override
- Elimination of crystals or ceramic resonators in applications where high timing accuracy is not required

Operation

The internal oscillator is an RC relaxation oscillator with a minimized sensitivity to power supply variations. By using ratio-tracking thresholds, the effect of power supply voltage is cancelled out. The dominant source of oscillator error is the absolute variance of chip-level fabricated components, such as capacitors. An 8-bit trimming register, incorporated into the design, compensates for absolute variation of oscillator frequency. Once trimmed, the oscillator frequency is stable and does not require subsequent calibration. Trimming was performed during manufacturing and is not necessary for the user to repeat unless a frequency other than 5.53 MHz (FAST mode) or 32.8 kHz (SLOW mode) is required.

Note: The user can power down the IPO block for minimum system power.

By default, the oscillator is configured through the Flash option bits. However, the user code can override these trim values, as described in *the* <u>Trim Bit Address Space</u> section on page 129.

Select one of two frequencies for the oscillator: 5.53 MHz or 32.8 kHz, using the OSCSEL bits described in the <u>Oscillator Control</u> chapter on page 151.

Mnemonic	Operands	Instruction
ATM	_	Atomic Execution
CCF	_	Complement Carry Flag
DI	—	Disable Interrupts
EI	—	Enable Interrupts
HALT	—	HALT Mode
NOP	—	No Operation
RCF	—	Reset Carry Flag
SCF	—	Set Carry Flag
SRP	src	Set Register Pointer
STOP	—	STOP Mode
WDT	—	Watchdog Timer Refresh

Table 108. CPU Control Instructions

Table 109. Load Instructions

Mnemonic	Operands	Instruction
CLR	dst	Clear
LD	dst, src	Load
LDC	dst, src	Load Constant to/from Program Memory
LDCI	dst, src	Load Constant to/from Program Memory and Auto- Increment Addresses
LDE	dst, src	Load External Data to/from Data Memory
LDEI	dst, src	Load External Data to/from Data Memory and Auto- Increment Addresses
LDWX	dst, src	Load Word using Extended Addressing
LDX	dst, src	Load using Extended Addressing
LEA	dst, X(src)	Load Effective Address
POP	dst	Рор
POPX	dst	Pop using Extended Addressing
PUSH	src	Push
PUSHX	src	Push using Extended Addressing

Assembly		Address Mode		Op Code(s)	Flags					_ Fetch	Instr.	
Mnemonic	Symbolic Operation	dst	src	(Hex)	С	Ζ	S	۷	D	Н		Cycles
DJNZ dst, RA	$dst \leftarrow dst - 1$ if dst $\neq 0$ PC \leftarrow PC + X	r		0A–FA	_	-	_	_	_	_	2	3
EI	IRQCTL[7] ← 1			9F	_	_	_	_	_	_	1	2
HALT	HALT Mode			7F	-	-	_	_	-	_	1	2
INC dst	dst ← dst + 1	R		20	_	*	*	_	_	_	2	2
		IR		21	_						2	3
		r		0E-FE							1	2
INCW dst	dst ← dst + 1	RR		A0	_	*	*	*	-	_	2	5
		IRR		A1							2	6
IRET	$FLAGS \leftarrow @SP$ $SP \leftarrow SP + 1$ $PC \leftarrow @SP$ $SP \leftarrow SP + 2$ $IRQCTL[7] \leftarrow 1$			BF	*	*	*	*	*	*	1	5
JP dst	$PC \gets dst$	DA		8D	_	_	_	_	-	_	3	2
		IRR		C4	_						2	3
JP cc, dst	if cc is true PC ← dst	DA		0D-FD	-	-	-	-	_	-	3	2
JR dst	$PC \gets PC + X$	DA		8B	_	_	_	_	_	_	2	2
JR cc, dst	if cc is true PC \leftarrow PC + X	DA		0B–FB	_	-	_	-	_	_	2	2

Table 113. eZ8 CPU Instruction Summary (Continued)

Note: Flags Notation:

* = Value is a function of the result of the operation.

- = Unaffected.

X = Undefined.

0 = Reset to 0.

1 = Set to 1.

Assembly		Address Mode		Op Code(s)	Flags						Fetch	Instr.
Mnemonic	Symbolic Operation	dst	src	(Hex)	С	Ζ	S	۷	D	Н	Cycles	
SRA dst	T V V	R		D0	*	*	*	0	_	_	2	2
	D7 D6 D5 D4 D3 D2 D1 D0 C	IR		D1	_						2	3
SRL dst	0 - ▶ D7 D6 D5 D4 D3 D2 D1 D0 ▶ C	R		1F C0	*	*	0	*	_	_	3	2
	dst	IR		1F C1	_						3	3
SRP src	RP ← src		IM	01	_	_	_	_	_	_	2	2
STOP	STOP Mode			6F	_	-	-	-	-	-	1	2
SUB dst, src	$dst \gets dst - src$	r	r	22	*	*	*	*	1	*	2	3
	-	r	lr	23	_						2	4
	-	R	R	24	_						3	3
	-	R	IR	25	_						3	4
		R	IM	26	_						3	3
		IR	IM	27	_						3	4
SUBX dst, src	$dst \gets dst - src$	ER	ER	28	*	*	*	*	1	*	4	3
		ER	IM	29	_						4	3
SWAP dst	$dst[7:4] \leftrightarrow dst[3:0]$	R		F0	Х	*	*	Х	-	-	2	2
	-	IR		F1	_						2	3
TCM dst, src	(NOT dst) AND src	r	r	62	-	*	*	0	-	-	2	3
	-	r	lr	63	_						2	4
	-	R	R	64	_						3	3
	-	R	IR	65							3	4
	-	R	IM	66	_						3	3
	-	IR	IM	67	_						3	4
TCMX dst, src	(NOT dst) AND src	ER	ER	68	_	*	*	0	_	-	4	3
	-	ER	IM	69	-						4	3

Table 113. eZ8 CPU Instruction Summary (Continued)

Note: Flags Notation:

* = Value is a function of the result of the operation.

- = Unaffected.

X = Undefined.

0 = Reset to 0.

1 = Set to 1.

Z8 Encore![®] F0830 Series Product Specification




Figure 30. Second Op Code Map after 1FH

183

DC Characteristics

Table 116 lists the DC characteristics of the Z8 Encore! F0830 Series products. All voltages are referenced to V_{SS} , the primary system ground.

	$T_A = 0$	°C to -	⊦70°C	T _A = -4	0°C to	+105°C		
Parameter	Min	Тур	Max	Min	Тур	Max	Units	Conditions
Supply Voltage				2.7	_	3.6	V	Power supply noise not to exceed 100mV peak to peak
Low Level Input Voltage				-0.3	_	0.3*V _D D	V	For all input pins except RESET.
Low Level Input Voltage				-0.3	_	0.8	V	For RESET.
High Level Input Voltage				2.0	_	5.5	V	For all input pins without analog or oscillator func- tion.
High Level Input Voltage				2.0	_	V _{DD} +0. 3	V	For those pins with ana- log or oscillator function.
Low Level Output Voltage				_	-	0.4	V	$I_{OL} = 2 \text{ mA}; V_{DD} = 3.0 \text{ V}$ High Output Drive disabled.
High Level Output Voltage				2.4	_	_	V	$I_{OH} = -2mA; V_{DD} = 3.0V$ High Output Drive disabled.
Low Level Output Voltage				-	_	0.6	V	I_{OL} = 20mA; V_{DD} = 3.3V High Output Drive enabled.
High Level Output Voltage				2.4	_	_	V	$I_{OH} = -20 \text{ mA};$ $V_{DD} = 3.3 \text{ V}$ High Output Drive enabled.
Input Leakage Current				-5	_	+5	μA	$V_{DD} = 3.6 \text{V};$ $V_{IN} = V_{DD} \text{ or } V_{SS}^{1}$
Tristate Leakage Current				-5	_	+5	μA	V _{DD} = 3.6V
	Supply Voltage Low Level Input Voltage Low Level Input Voltage High Level Input Voltage Low Level Output Voltage Low Level Output Voltage High Level Output Voltage High Level Output Voltage Input Leakage Current	ParameterMinSupply VoltageImSupply VoltageImLow Level Input VoltageImLow Level Input VoltageImHigh Level Input VoltageImHigh Level Input VoltageImLow Level Output VoltageImHigh Level Input VoltageImHigh Level Output VoltageImHigh Level Output VoltageImInput Leakage CurrentImTristate LeakageIm	ParameterMinTypSupply VoltageImage: Constant of the second of the s	ParameterMinTypMaxSupply VoltageImage: Supply VoltageImage: Supply VoltageImage: Supply VoltageLow Level Input VoltageImage: Supply VoltageImage: Supply VoltageImage: Supply VoltageHigh Level Input VoltageImage: Supply VoltageImage: Supply VoltageImage: Supply VoltageHigh Level Input VoltageImage: Supply VoltageImage: Supply VoltageImage: Supply VoltageLow Level Output VoltageImage: Supply VoltageImage: Supply VoltageImage: Supply VoltageHigh Level Output VoltageImage: Supply VoltageImage: Supply VoltageImage: Supply VoltageHigh Level Output VoltageImage: Supply VoltageImage: Supply VoltageImage: Supply VoltageInput Leakage CurrentImage: Supply VoltageImage: Supply VoltageImage: Supply VoltageInput Leakage CurrentImage: Supply VoltageImage: Supply Voltage	NumNumNumParameterMinTypMaxMinSupply Voltage2.72.7Low Level Input Voltage-0.3-0.3Low Level Input Voltage-0.3-0.3High Level Input Voltage2.02.0High Level Input Voltage2.0-0.3High Level Input Voltage2.0-0.3Low Level Output Voltage-2.0Low Level Output VoltageHigh Level Output VoltageHigh Level Output VoltageLow Level Output VoltageInput Leakage Current-5-5Tristate Leakage-5-5	ParameterMinTypMaxMinTypSupply Voltage2.7-Low Level Input Voltage-0.3-Low Level Input Voltage-0.3-High Level Input Voltage2.0-High Level Input Voltage2.0-High Level Input Voltage2.0-High Level Input Voltage2.0-Low Level Output VoltageHigh Level Output VoltageHigh Level Output VoltageLow Level Output VoltageHigh Level Output VoltageInput Leakage Current-5-Tristate Leakage-5-	ParameterMinTypMaxMinTypMaxSupply Voltage 2.7 $ 3.6$ Low Level Input Voltage -0.3 $ 0.3^*V_D$ DLow Level Input Voltage -0.3 $ 0.3^*V_D$ DHigh Level Input Voltage -0.3 $ 0.3^*V_D$ DHigh Level Input Voltage 2.0 $ 5.5$ High Level Input Voltage 2.0 $ V_{DD}+0.$ 3 Low Level Output Voltage $ 0.4$ High Level Output Voltage 2.4 $ -$ High Level Output Voltage $ 0.6$ High Level Output Voltage $ -$ Input Leakage Current -5 $ +5$	ParameterMinTypMaxMinTypMaxUnitsSupply Voltage 2.7 $ 3.6$ VLow Level Input Voltage -0.3 $ 0.3^*V_D$ DV DLow Level Input Voltage -0.3 $ 0.3^*V_D$ DV DLow Level Input Voltage -0.3 $ 0.3^*V_D$ DV DHigh Level Input Voltage 2.0 $ 5.5$ SVHigh Level Input Voltage 2.0 $ V_{DD}+0.$ SV SHigh Level Input Voltage 2.0 $ 0.4$ SVLow Level Output Voltage $ 0.4$ VHigh Level Output Voltage 2.4 $ -$ VHigh Level Output Voltage 2.4 $ V$ High Level Output Voltage 2.4 $ V$ High Level Output Voltage -5 $ +5$ μ A

Table 116. DC Characteristics	Table	ristics
-------------------------------	-------	---------

Notes:

1. This condition excludes all pins that have on-chip pull-ups, when driven Low.

2. These values are provided for design guidance only and are not tested in production.

3. See Figure 31 for HALT Mode current.

195

General Purpose I/O Port Input Data Sample Timing

Figure 33 displays timing of the GPIO port input sampling. The input value on a GPIO port pin is sampled on the rising edge of the system clock. The port value is available to the eZ8 CPU on the second rising clock edge following the change of the port value.




Figure 33. Port Input Sample Timing

Table 124. GPIO Port Input Timing

		Dela	y (ns)
Parameter	Abbreviation	Minimum	Maximum
T _{S_PORT}	Port Input Transition to X _{IN} Rise Setup Time (not pictured)	5	-
T _{H_PORT}	X _{IN} Rise to Port Input Transition Hold Time (not pictured)	0	-
T _{SMR}	GPIO port pin pulse width to ensure Stop Mode Recovery (for GPIO port pins enabled as SMR sources)	1µs	

Z8 Encore![®] F0830 Series Product Specification

238

reload high and low byte registers 85 timer control register definitions 83 timer output signal operation 82 timers 0-3 control registers 87, 88 high and low byte registers 83, 86 TM 167 TMX 167 TRAP 169

V

vector 165 voltage brown-out reset (VBR) 24 voltage measurement timing diagram 100

W

watch-dog timer approximate time-out delay 92 approximate time-out delays 92, 106, 134, 151, 161 CNTL 24 control register 95, 154 electrical characteristics and timing 194 interrupt in noromal operation 93 interrupt in stop mode 93 operation 92, 106, 134, 151, 161 refresh 93 reload unlock sequence 94 reload upper, high and low registers 96 reset 25 reset in normal operation 94 reset in Stop mode 94 time-out response 93 watchdog timer refresh 168 WDTCTL register 29, 95, 107, 154, 217, 218, 226 WDTH register 96, 227 WDTL register 97, 227 working register 164 working register pair 165 WTDU register 96, 227

Χ

X 165 XOR 169 XORX 169

Ζ

Z8 Encore! block diagram 3 features 1 part selection guide 2