




Welcome to [E-XFL.COM](https://www.e-xfl.com)

Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Product Status	Obsolete
Number of LABs/CLBs	2816
Number of Logic Elements/Cells	25344
Total RAM Bits	589824
Number of I/O	372
Number of Gates	1400000
Voltage - Supply	1.14V ~ 1.26V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	484-BBGA
Supplier Device Package	484-FBGA (23x23)
Purchase URL	https://www.e-xfl.com/product-detail/xilinx/xc3s1400an-4fgg484i

Pb and Pb-Free Packaging

Spartan-3AN FPGAs are available in both leaded (Pb) and Pb-free packaging options (see [Table 5](#)). The Pb-free packages are available for all devices and include a 'G' character in the ordering code. Leaded (non-Pb-free) packages are available for selected devices. The ordering code for the leaded devices does not have an extra 'G'. Leaded and Pb-free devices have the same pin-out.

Table 5: Pb and Pb-Free Package Options

Pins			144		256		400		484		676	
Type			TQFP		FTBGA		FBGA		FBGA		FBGA	
Material			Pb-Free	Pb	Pb-Free	Pb	Pb-Free	Pb	Pb-Free	Pb	Pb-Free	Pb
Device	Speed	Range	TQG144	TQ144	FTG256	FT256	FGG400	FG400	FGG484	FG484	FGG676	FG676
XC3S50AN	-4	C, I	✓	SCD4100 ⁽¹⁾	✓	✓						
	-5	C	✓	Note 2	✓	✓						
XC3S200AN	-4	C, I			✓	✓						
	-5	C			✓	✓						
XC3S400AN	-4	C, I			✓	✓	✓	✓				
	-5	C			✓	✓	✓	Note 2				
XC3S700AN	-4	C, I							✓	✓		
	-5	C							✓	Note 2		
XC3S1400AN	-4	C, I							✓	✓	✓	✓
	-5	C							✓	✓	✓	Note 2

Notes:

1. To order a Pb package for the XC3S50AN -4 option, append SCD4100 to the part number (XC3S50AN-4TQ144C4100).
2. For Pb packaging for these options, contact your Xilinx sales representative.

General Recommended Operating Conditions

Table 10: General Recommended Operating Conditions

Symbol	Description			Min	Nominal	Max	Units
T _J	Junction temperature	Commercial		0	–	85	°C
		Industrial		–40	–	100	°C
V _{CCINT}	Internal supply voltage			1.14	1.20	1.26	V
V _{CCO} ⁽¹⁾	Output driver supply voltage			1.10	–	3.60	V
V _{CCAUX}	Auxiliary supply voltage	V _{CCAUX} = 3.3V		3.00	3.30	3.60	V
V _{IN} ⁽²⁾	Input voltage	PCI IOSTANDARD		–0.5	–	V _{CCO} + 0.5	V
		All other IOSTANDARDS	IP or IO_#	–0.5	–	4.10	V
			IO_Lxxy_# ⁽³⁾	–0.5	–	4.10	V
T _{IN}	Input signal transition time ⁽⁴⁾			–	–	500	ns

Notes:

1. This V_{CCO} range spans the lowest and highest operating voltages for all supported I/O standards. [Table 13](#) lists the recommended V_{CCO} range specific to each of the single-ended I/O standards, and [Table 15](#) lists that specific to the differential standards.
2. See [XAPP459](#), *Eliminating I/O Coupling Effects when Interfacing Large-Swing Single-Ended Signals to User I/O Pins on Spartan-3 Families*.
3. For single-ended signals that are placed on a differential-capable I/O, V_{IN} of –0.2V to –0.5V is supported but can cause increased leakage between the two pins. See *Parasitic Leakage* in [UG331](#), *Spartan-3 Generation FPGA User Guide*.
4. Measured between 10% and 90% V_{CCO} . Follow [Signal Integrity](#) recommendations.

Table 14: DC Characteristics of User I/Os Using Single-Ended Standards

IOSTANDARD Attribute	Test Conditions			Logic Level Characteristics	
	I_{OL} (mA)	I_{OH} (mA)		V_{OL} Max (V)	V_{OH} Min (V)
LVTTTL ⁽³⁾	2	2	-2	0.4	2.4
	4	4	-4		
	6	6	-6		
	8	8	-8		
	12	12	-12		
	16	16	-16		
	24	24	-24		
LVCMOS33 ⁽³⁾	2	2	-2	0.4	$V_{CCO} - 0.4$
	4	4	-4		
	6	6	-6		
	8	8	-8		
	12	12	-12		
	16	16	-16		
	24 ⁽⁵⁾	24	-24		
LVCMOS25 ⁽³⁾	2	2	-2	0.4	$V_{CCO} - 0.4$
	4	4	-4		
	6	6	-6		
	8	8	-8		
	12	12	-12		
	16 ⁽⁵⁾	16	-16		
	24 ⁽⁵⁾	24	-24		
LVCMOS18 ⁽³⁾	2	2	-2	0.4	$V_{CCO} - 0.4$
	4	4	-4		
	6	6	-6		
	8	8	-8		
	12 ⁽⁵⁾	12	-12		
	16 ⁽⁵⁾	16	-16		
LVCMOS15 ⁽³⁾	2	2	-2	0.4	$V_{CCO} - 0.4$
	4	4	-4		
	6	6	-6		
	8 ⁽⁵⁾	8	-8		
	12 ⁽⁵⁾	12	-12		
LVCMOS12 ⁽³⁾	2	2	-2	0.4	$V_{CCO} - 0.4$
	4 ⁽⁵⁾	4	-4		
	6 ⁽⁵⁾	6	-6		
PCI33_3 ⁽⁴⁾	1.5	-0.5		10% V_{CCO}	90% V_{CCO}
PCI66_3 ⁽⁴⁾	1.5	-0.5		10% V_{CCO}	90% V_{CCO}

Table 14: DC Characteristics of User I/Os Using Single-Ended Standards (Cont'd)

IOSTANDARD Attribute	Test Conditions		Logic Level Characteristics	
	I_{OL} (mA)	I_{OH} (mA)	V_{OL} Max (V)	V_{OH} Min (V)
HSTL_I ⁽⁵⁾	8	-8	0.4	$V_{CCO} - 0.4$
HSTL_III ⁽⁵⁾	24	-8	0.4	$V_{CCO} - 0.4$
HSTL_I_18	8	-8	0.4	$V_{CCO} - 0.4$
HSTL_II_18 ⁽⁵⁾	16	-16	0.4	$V_{CCO} - 0.4$
HSTL_III_18	24	-8	0.4	$V_{CCO} - 0.4$
SSTL18_I	6.7	-6.7	$V_{TT} - 0.475$	$V_{TT} + 0.475$
SSTL18_II ⁽⁵⁾	13.4	-13.4	$V_{TT} - 0.603$	$V_{TT} + 0.603$
SSTL2_I	8.1	-8.1	$V_{TT} - 0.61$	$V_{TT} + 0.61$
SSTL2_II ⁽⁵⁾	16.2	-16.2	$V_{TT} - 0.81$	$V_{TT} + 0.81$
SSTL3_I	8	-8	$V_{TT} - 0.6$	$V_{TT} + 0.6$
SSTL3_II	16	-16	$V_{TT} - 0.8$	$V_{TT} + 0.8$

Notes:

- The numbers in this table are based on the conditions set forth in Table 10 and Table 13.
- Descriptions of the symbols used in this table are as follows:
 I_{OL} — the output current condition under which V_{OL} is tested
 I_{OH} — the output current condition under which V_{OH} is tested
 V_{OL} — the output voltage that indicates a Low logic level
 V_{OH} — the output voltage that indicates a High logic level
 V_{CCO} — the supply voltage for output drivers
 V_{TT} — the voltage applied to a resistor termination
- For the LVCMOS and LVTTTL standards: the same V_{OL} and V_{OH} limits apply for the Fast, Slow and QUIETIO slew attributes.
- Tested according to the relevant PCI specifications. For information on PCI IP solutions, see www.xilinx.com/products/design_resources/conn_central/protocols/pci_pcix.htm. The PCIX IOSTANDARD is available and has equivalent characteristics but no PCI-X IP is supported.
- These higher-drive output standards are supported only on FPGA banks 1 and 3. Inputs are unrestricted. See the chapter "Using I/O Resources" in UG331.

Table 30: Test Methods for Timing Measurement at I/Os (Cont'd)

Signal Standard (IOSTANDARD)	Inputs			Outputs ⁽²⁾		Inputs and Outputs
	V _{REF} (V)	V _L (V)	V _H (V)	R _T (Ω)	V _T (V)	V _M (V)
Differential						
LVDS_25	–	V _{ICM} – 0.125	V _{ICM} + 0.125	50	1.2	V _{ICM}
LVDS_33	–	V _{ICM} – 0.125	V _{ICM} + 0.125	50	1.2	V _{ICM}
BLVDS_25	–	V _{ICM} – 0.125	V _{ICM} + 0.125	1M	0	V _{ICM}
MINI_LVDS_25	–	V _{ICM} – 0.125	V _{ICM} + 0.125	50	1.2	V _{ICM}
MINI_LVDS_33	–	V _{ICM} – 0.125	V _{ICM} + 0.125	50	1.2	V _{ICM}
LVPECL_25	–	V _{ICM} – 0.3	V _{ICM} + 0.3	N/A	N/A	V _{ICM}
LVPECL_33	–	V _{ICM} – 0.3	V _{ICM} + 0.3	N/A	N/A	V _{ICM}
RSDS_25	–	V _{ICM} – 0.1	V _{ICM} + 0.1	50	1.2	V _{ICM}
RSDS_33	–	V _{ICM} – 0.1	V _{ICM} + 0.1	50	1.2	V _{ICM}
TMDS_33	–	V _{ICM} – 0.1	V _{ICM} + 0.1	50	3.3	V _{ICM}
PPDS_25	–	V _{ICM} – 0.1	V _{ICM} + 0.1	50	0.8	V _{ICM}
PPDS_33	–	V _{ICM} – 0.1	V _{ICM} + 0.1	50	0.8	V _{ICM}
DIFF_HSTL_I	–	V _{ICM} – 0.5	V _{ICM} + 0.5	50	0.75	V _{ICM}
DIFF_HSTL_III	–	V _{ICM} – 0.5	V _{ICM} + 0.5	50	1.5	V _{ICM}
DIFF_HSTL_I_18	–	V _{ICM} – 0.5	V _{ICM} + 0.5	50	0.9	V _{ICM}
DIFF_HSTL_II_18	–	V _{ICM} – 0.5	V _{ICM} + 0.5	50	0.9	V _{ICM}
DIFF_HSTL_III_18	–	V _{ICM} – 0.5	V _{ICM} + 0.5	50	1.8	V _{ICM}
DIFF_SSTL18_I	–	V _{ICM} – 0.5	V _{ICM} + 0.5	50	0.9	V _{ICM}
DIFF_SSTL18_II	–	V _{ICM} – 0.5	V _{ICM} + 0.5	50	0.9	V _{ICM}
DIFF_SSTL2_I	–	V _{ICM} – 0.5	V _{ICM} + 0.5	50	1.25	V _{ICM}
DIFF_SSTL2_II	–	V _{ICM} – 0.5	V _{ICM} + 0.5	50	1.25	V _{ICM}
DIFF_SSTL3_I	–	V _{ICM} – 0.5	V _{ICM} + 0.5	50	1.5	V _{ICM}
DIFF_SSTL3_II	–	V _{ICM} – 0.5	V _{ICM} + 0.5	50	1.5	V _{ICM}

Notes:

- Descriptions of the relevant symbols are as follows:
V_{REF} – The reference voltage for setting the input switching threshold
V_{ICM} – The common mode input voltage
V_M – Voltage of measurement point on signal transition
V_L – Low-level test voltage at Input pin
V_H – High-level test voltage at Input pin
R_T – Effective termination resistance, which takes on a value of 1 MΩ when no parallel termination is required
V_T – Termination voltage
- The load capacitance (C_L) at the Output pin is 0 pF for all signal standards.
- According to the PCI specification. For information on PCI IP solutions, see www.xilinx.com/products/design_resources/conn_central/protocols/pci_pcix.htm. The PCIX IOSTANDARD is available and has equivalent characteristics but no PCI-X IP is supported.

The capacitive load (C_L) is connected between the output and GND. *The Output timing for all standards, as published in the speed files and the data sheet, is always based on a C_L value of zero.* High-impedance probes (less than 1 pF) are used for all measurements. Any delay that the test fixture might contribute to test measurements is subtracted from those measurements to produce the final timing numbers as published in the speed files and data sheet.

Configurable Logic Block (CLB) Timing

Table 33: CLB (SLICEM) Timing

Symbol	Description	Speed Grade				Units
		-5		-4		
		Min	Max	Min	Max	
Clock-to-Output Times						
T _{CKO}	When reading from the FFX (FFY) Flip-Flop, the time from the active transition at the CLK input to data appearing at the XQ (YQ) output	–	0.60	–	0.68	ns
Setup Times						
T _{AS}	Time from the setup of data at the F or G input to the active transition at the CLK input of the CLB	0.18	–	0.36	–	ns
T _{DICK}	Time from the setup of data at the BX or BY input to the active transition at the CLK input of the CLB	1.58	–	1.88	–	ns
Hold Times						
T _{AH}	Time from the active transition at the CLK input to the point where data is last held at the F or G input	0	–	0	–	ns
T _{CKDI}	Time from the active transition at the CLK input to the point where data is last held at the BX or BY input	0	–	0	–	ns
Clock Timing						
T _{CH}	The High pulse width of the CLB's CLK signal	0.63	–	0.75	–	ns
T _{CL}	The Low pulse width of the CLK signal	0.63	–	0.75	–	ns
F _{TOG}	Toggle frequency (for export control)	0	770	0	667	MHz
Propagation Times						
T _{ILO}	The time it takes for data to travel from the CLB's F (G) input to the X (Y) output	–	0.62	–	0.71	ns
Set/Reset Pulse Width						
T _{RPW_CLB}	The minimum allowable pulse width, High or Low, to the CLB's SR input	1.33	–	1.61	–	ns

Notes:

1. The numbers in this table are based on the operating conditions set forth in [Table 10](#).

Block RAM Timing

Table 38: Block RAM Timing

Symbol	Description	Speed Grade				Units
		-5		-4		
		Min	Max	Min	Max	
Clock-to-Output Times						
T _{RCKO}	When reading from block RAM, the delay from the active transition at the CLK input to data appearing at the DOUT output	–	2.06	–	2.49	ns
Setup Times						
T _{RCKK_ADDR}	Setup time for the ADDR inputs before the active transition at the CLK input of the block RAM	0.32	–	0.36	–	ns
T _{RDCK_DIB}	Setup time for data at the DIN inputs before the active transition at the CLK input of the block RAM	0.28	–	0.31	–	ns
T _{RCKK_ENB}	Setup time for the EN input before the active transition at the CLK input of the block RAM	0.69	–	0.77	–	ns
T _{RCKK_WEB}	Setup time for the WE input before the active transition at the CLK input of the block RAM	1.12	–	1.26	–	ns
Hold Times						
T _{RCKC_ADDR}	Hold time on the ADDR inputs after the active transition at the CLK input	0	–	0	–	ns
T _{RCKD_DIB}	Hold time on the DIN inputs after the active transition at the CLK input	0	–	0	–	ns
T _{RCKC_ENB}	Hold time on the EN input after the active transition at the CLK input	0	–	0	–	ns
T _{RCKC_WEB}	Hold time on the WE input after the active transition at the CLK input	0	–	0	–	ns
Clock Timing						
T _{BPWH}	High pulse width of the CLK signal	1.56	–	1.79	–	ns
T _{BPWL}	Low pulse width of the CLK signal	1.56	–	1.79	–	ns
Clock Frequency						
F _{BRAM}	Block RAM clock frequency	0	320	0	280	MHz

Notes:

1. The numbers in this table are based on the operating conditions set forth in [Table 10](#).

Table 40: Switching Characteristics for the DLL (Cont'd)

Symbol	Description	Device	Speed Grade				Units
			-5		-4		
			Min	Max	Min	Max	
Delay Lines							
DCM_DELAY_STEP ⁽⁵⁾	Finest delay resolution, average over all taps	All	15	35	15	35	ps

Notes:

1. The numbers in this table are based on the operating conditions set forth in [Table 10](#) and [Table 39](#).
2. Indicates the maximum amount of output jitter that the DCM adds to the jitter on the CLKIN input.
3. For optimal jitter tolerance and faster lock time, use the CLKIN_PERIOD attribute.
4. Some jitter and duty-cycle specifications include 1% of input clock period or 0.01 UI. For example, the data sheet specifies a maximum jitter of “±[1% of CLKIN period + 150]”. Assume the CLKIN frequency is 100 MHz. The equivalent CLKIN period is 10 ns and 1% of 10 ns is 0.1 ns or 100 ps. According to the data sheet, the maximum jitter is ±[100 ps + 150 ps] = ±250 ps.
5. The typical delay step size is 23 ps.

Digital Frequency Synthesizer (DFS)

Table 41: Recommended Operating Conditions for the DFS

Symbol		Description	Speed Grade				Units	
			-5		-4			
			Min	Max	Min	Max		
Input Frequency Ranges ⁽²⁾								
F _{CLKIN}	CLKIN_FREQ_FX	Frequency for the CLKIN input	0.200	333 ⁽³⁾	0.200	333 ⁽³⁾	MHz	
Input Clock Jitter Tolerance ⁽⁴⁾								
CLKIN_CYC_JITT_FX_LF		Cycle-to-cycle jitter at the CLKIN input, based on CLKFX output frequency	F _{CLKFX} ≤ 150 MHz	—	±300	—	±300	ps
CLKIN_CYC_JITT_FX_HF			F _{CLKFX} > 150 MHz	—	±150	—	±150	ps
CLKIN_PER_JITT_FX		Period jitter at the CLKIN input	—	±1	—	±1	ns	

Notes:

1. DFS specifications apply when either of the DFS outputs (CLKFX or CLKFX180) are used.
2. If both DFS and DLL outputs are used on the same DCM, follow the more restrictive CLKIN_FREQ_DLL specifications in [Table 39](#).
3. To support double the maximum effective FCLKIN limit, set the CLKIN_DIVIDE_BY_2 attribute to TRUE. This attribute divides the incoming clock frequency by two as it enters the DCM.
4. CLKIN input jitter beyond these limits may cause the DCM to lose lock.

Phase Shifter (PS)

Table 43: Recommended Operating Conditions for the PS in Variable Phase Mode

Symbol	Description	Speed Grade				Units
		-5		-4		
		Min	Max	Min	Max	
Operating Frequency Ranges						
PSCLK_FREQ (F _{PSCLK})	Frequency for the PSCLK input	1	167	1	167	MHz
Input Pulse Requirements						
PSCLK_PULSE	PSCLK pulse width as a percentage of the PSCLK period	40%	60%	40%	60%	%

Table 44: Switching Characteristics for the PS in Variable Phase Mode

Symbol	Description	Phase Shift Amount	Units
Phase Shifting Range			
MAX_STEPS ^(2,3)	Maximum allowed number of DCM_DELAY_STEP steps for a given CLKIN clock period, where $T = CLKIN$ clock period in ns. If using $CLKIN_DIVIDE_BY_2 = TRUE$, double the clock effective clock period.	CLKIN < 60 MHz $\pm[INTEGER(10 \cdot (T_{CLKIN} - 3 \text{ ns}))]$	steps
		CLKIN $\geq$ 60 MHz $\pm[INTEGER(15 \cdot (T_{CLKIN} - 3 \text{ ns}))]$	
FINE_SHIFT_RANGE_MIN	Minimum guaranteed delay for variable phase shifting	$\pm[MAX_STEPS \cdot DCM_DELAY_STEP_MIN]$	ns
FINE_SHIFT_RANGE_MAX	Maximum guaranteed delay for variable phase shifting	$\pm[MAX_STEPS \cdot DCM_DELAY_STEP_MAX]$	ns

Notes:

- The numbers in this table are based on the operating conditions set forth in Table 10 and Table 43.
- The maximum variable phase shift range, MAX_STEPS, is only valid when the DCM is has no initial fixed phase shifting, that is, the PHASE_SHIFT attribute is set to 0.
- The DCM_DELAY_STEP values are provided at the bottom of Table 40.

Miscellaneous DCM Timing


Table 45: Miscellaneous DCM Timing

Symbol	Description	Min	Max	Units
DCM_RST_PW_MIN	Minimum duration of a RST pulse width	3	–	CLKIN cycles
DCM_RST_PW_MAX ⁽²⁾	Maximum duration of a RST pulse width	N/A	N/A	seconds
		N/A	N/A	seconds
DCM_CONFIG_LAG_TIME ⁽³⁾	Maximum duration from V_{CCINT} applied to FPGA configuration successfully completed (DONE pin goes High) and clocks applied to DCM DLL	N/A	N/A	minutes
		N/A	N/A	minutes

Notes:

- This limit only applies to applications that use the DCM DLL outputs (CLK0, CLK90, CLK180, CLK270, CLK2X, CLK2X180, and CLKDV). The DCM DFS outputs (CLKFX, CLKFX180) are unaffected.
- This specification is equivalent to the Virtex™-4 FPGA DCM_RESET specification. This specification does not apply for Spartan-3AN FPGAs.
- This specification is equivalent to the Virtex-4 FPGA T_{CONFIG} specification. This specification does not apply for Spartan-3AN FPGAs.

Suspend Mode Timing



DS610-3_08_061207

Figure 12: Suspend Mode Timing

Table 49: Suspend Mode Timing Parameters

Symbol	Description	Min	Typ	Max	Units
Entering Suspend Mode					
$T_{\text{SUSPENDHIGH_AWAKE}}$	Rising edge of SUSPEND pin to falling edge of AWAKE pin without glitch filter (<i>suspend_filter:No</i>)	—	7	—	ns
$T_{\text{SUSPENDFILTER}}$	Adjustment to SUSPEND pin rising edge parameters when glitch filter enabled (<i>suspend_filter:Yes</i>)	+160	+300	+600	ns
$T_{\text{SUSPEND_GTS}}$	Rising edge of SUSPEND pin until FPGA output pins drive their defined SUSPEND constraint behavior	—	10	—	ns
$T_{\text{SUSPEND_GWE}}$	Rising edge of SUSPEND pin to write-protect lock on all writable clocked elements	—	< 5	—	ns
$T_{\text{SUSPEND_DISABLE}}$	Rising edge of the SUSPEND pin to FPGA input pins and interconnect disabled	—	340	—	ns
Exiting Suspend Mode					
$T_{\text{SUSPENDLOW_AWAKE}}$	Falling edge of the SUSPEND pin to rising edge of the AWAKE pin Does not include DCM lock time	—	4 to 108	—	μ s
$T_{\text{SUSPEND_ENABLE}}$	Falling edge of the SUSPEND pin to FPGA input pins and interconnect re-enabled	—	3.7 to 109	—	μ s
$T_{\text{AWAKE_GWE1}}$	Rising edge of the AWAKE pin until write-protect lock released on all writable clocked elements, using <i>sw_clk:InternalClock</i> and <i>sw_gwe_cycle:1</i>	—	67	—	ns
$T_{\text{AWAKE_GWE512}}$	Rising edge of the AWAKE pin until write-protect lock released on all writable clocked elements, using <i>sw_clk:InternalClock</i> and <i>sw_gwe_cycle:512</i>	—	14	—	μ s
$T_{\text{AWAKE_GTS1}}$	Rising edge of the AWAKE pin until outputs return to the behavior described in the FPGA application, using <i>sw_clk:InternalClock</i> and <i>sw_gts_cycle:1</i>	—	57	—	ns
$T_{\text{AWAKE_GTS512}}$	Rising edge of the AWAKE pin until outputs return to the behavior described in the FPGA application, using <i>sw_clk:InternalClock</i> and <i>sw_gts_cycle:512</i>	—	14	—	μ s


Notes:

- These parameters based on characterization.
- For information on using the Spartan-3AN Suspend feature, see [XAPP480: Using Suspend Mode in Spartan-3 Generation FPGAs](#).

Table 54: Slave Mode CCLK Input Low and High Time

Symbol	Description	Min	Max	Units
T_{SCCL} , T_{SCCH}	CCLK Low and High time	5	∞	ns

Master Serial and Slave Serial Mode Timing



DS312-3_05_103105

Figure 14: Waveforms for Master Serial and Slave Serial Configuration

Table 55: Timing for the Master Serial and Slave Serial Configuration Modes

Symbol	Description		Slave/ Master	All Speed Grades		Units
				Min	Max	
Clock-to-Output Times						
T _{CCO}	The time from the falling transition on the CCLK pin to data appearing at the DOUT pin		Both	1.5	10	ns
Setup Times						
T _{DCC}	The time from the setup of data at the DIN pin to the rising transition at the CCLK pin		Both	7	—	ns
Hold Times						
T _{CCD}	The time from the rising transition at the CCLK pin to the point when data is last held at the DIN pin		Master	0	—	ns
			Slave	1.0		
Clock Timing						
T _{CCH}	High pulse width at the CCLK input pin		Master	See Table 53		
			Slave	See Table 54		
T _{CCL}	Low pulse width at the CCLK input pin		Master	See Table 53		
			Slave	See Table 54		
F _{CCSER}	Frequency of the clock signal at the CCLK input pin ⁽²⁾	No bitstream compression	Slave	0	100	MHz
		With bitstream compression		0	100	MHz

Notes:

- The numbers in this table are based on the operating conditions set forth in Table 10.
- For serial configuration with a daisy-chain of multiple FPGAs, the maximum limit is 25 MHz.

FTG256: 256-Ball Fine-Pitch, Thin Ball Grid Array

The 256-ball fine-pitch, thin ball grid array package, FTG256, supports the XC3S50AN, XC3S200AN, and XC3S400AN devices. Table 70 lists all the package pins for these devices. They are sorted by bank number and then by the pin name of the largest device. Pins that form a differential I/O pair appear together in the table. The differential I/O pairs that have different assignments between the XC3S50AN and the XC3S200AN or XC3S400AN are highlighted in light blue in Table 70. See [Footprint Migration Differences, page 87](#) for additional information. The table also shows the pin number for each pin and the pin type (as defined in Table 62).

The footprints for the XC3S200AN and XC3S400AN in the FTG256 are identical. Figure 21 shows the common footprint for the XC3S200AN and XC3S400AN. The XC3S50AN footprint is compatible with the XC3S200AN and XC3S400AN, however, there are 51 unconnected balls (indicated as N.C. in Table 70).

Table 73 summarizes the XC3S50AN FPGA footprint migration differences for the FTG256 package.

The XC3S50AN does not support the address output pins for the byte-wide peripheral interface (BPI) configuration mode.

An electronic version of this package pinout table and footprint diagram is available for download from the Xilinx website at: www.xilinx.com/support/documentation/data_sheets/s3a_pin.zip.

Pinout Table

Table 70: Spartan-3AN FTG256 Pinout (XC3S50AN, XC3S200AN, XC3S400AN)

Bank	XC3S50AN Pin Name	XC3S200AN/XC3S400AN Pin Name	FTG256 Ball	Type
0	IO_L01N_0	IO_L01N_0	C13	I/O
0	IO_L01P_0	IO_L01P_0	D13	I/O
0	IO_L02N_0	IO_L02N_0	B14	I/O
0	IO_L02P_0/VREF_0	IO_L02P_0/VREF_0	B15	VREF
0	IO_L03N_0	IO_L03N_0	D11	I/O
0	IO_L03P_0	IO_L03P_0	C12	I/O
0	IO_L04N_0	IO_L04N_0	A13	I/O
0	IO_L04P_0	IO_L04P_0	A14	I/O
0	N.C.	IO_L05N_0	A12	I/O
0	IP_0	IO_L05P_0	B12	I/O
0	N.C.	IO_L06N_0/VREF_0	E10	VREF
0	N.C.	IO_L06P_0	D10	I/O
0	IO_L07N_0	IO_L07N_0	A11	I/O
0	IO_L07P_0	IO_L07P_0	C11	I/O
0	IO_L08N_0	IO_L08N_0	A10	I/O
0	IO_L08P_0	IO_L08P_0	B10	I/O
0	IO_L09N_0/GCLK5	IO_L09N_0/GCLK5	D9	GCLK
0	IO_L09P_0/GCLK4	IO_L09P_0/GCLK4	C10	GCLK
0	IO_L10N_0/GCLK7	IO_L10N_0/GCLK7	A9	GCLK
0	IO_L10P_0/GCLK6	IO_L10P_0/GCLK6	C9	GCLK
0	IO_L11N_0/GCLK9	IO_L11N_0/GCLK9	D8	GCLK
0	IO_L11P_0/GCLK8	IO_L11P_0/GCLK8	C8	GCLK
0	IO_L12N_0/GCLK11	IO_L12N_0/GCLK11	B8	GCLK
0	IO_L12P_0/GCLK10	IO_L12P_0/GCLK10	A8	GCLK
0	N.C.	IO_L13N_0	C7	I/O
0	N.C.	IO_L13P_0	A7	I/O

Table 70: Spartan-3AN FTG256 Pinout (XC3S50AN, XC3S200AN, XC3S400AN) (Cont'd)

Bank	XC3S50AN Pin Name	XC3S200AN/XC3S400AN Pin Name	FTG256 Ball	Type
GND	GND	GND	J8	GND
GND	GND	GND	K2	GND
GND	GND	GND	K7	GND
GND	GND	GND	K9	GND
GND	GND	GND	L11	GND
GND	GND	GND	L15	GND
GND	GND	GND	M5	GND
GND	GND	GND	M12	GND
GND	GND	GND	P3	GND
GND	GND	GND	P14	GND
GND	GND	GND	R6	GND
GND	GND	GND	R10	GND
GND	GND	GND	T1	GND
GND	GND	GND	T16	GND
VCCAUX	SUSPEND	SUSPEND	R16	PWR MGMT
VCCAUX	DONE	DONE	T15	CONFIG
VCCAUX	PROG_B	PROG_B	A2	CONFIG
VCCAUX	TCK	TCK	A15	JTAG
VCCAUX	TDI	TDI	B1	JTAG
VCCAUX	TDO	TDO	B16	JTAG
VCCAUX	TMS	TMS	B2	JTAG
VCCAUX	VCCAUX	VCCAUX	E11	VCCAUX
VCCAUX	VCCAUX	VCCAUX	F5	VCCAUX
VCCAUX	VCCAUX	VCCAUX	L12	VCCAUX
VCCAUX	VCCAUX	VCCAUX	M6	VCCAUX
VCCINT	VCCINT	VCCINT	G7	VCCINT
VCCINT	VCCINT	VCCINT	G9	VCCINT
VCCINT	VCCINT	VCCINT	H8	VCCINT
VCCINT	VCCINT	VCCINT	J9	VCCINT
VCCINT	VCCINT	VCCINT	K8	VCCINT
VCCINT	VCCINT	VCCINT	K10	VCCINT

Table 73: FTG256 XC3S50AN Footprint Migration/Differences (Cont'd)

FTG256 Ball	Bank	XC3S50AN	Migration	XC3S200AN or XC3S400AN
K13	1	N.C.	→	I/O
L1	3	N.C.	→	I/O/VREF
L2	3	N.C.	→	I/O
L3	3	N.C.	→	I/O
L4	3	N.C.	→	I/O
L13	1	N.C.	→	I/O
L14	1	N.C.	→	I/O
L16	1	N.C.	→	I/O
M3	3	N.C.	→	I/O
M10	2	N.C.	→	I/O
M13	1	N.C.	→	I/O
M14	1	N.C.	→	I/O/VREF
M15	1	N.C.	→	I/O
M16	1	N.C.	→	I/O
N7	2	N.C.	→	I/O
N10	2	N.C.	→	I/O
N12	2	N.C.	→	I/O
P6	2	N.C.	→	I/O
P13	2	N.C.	→	I/O
R7	2	N.C.	→	I/O
T7	2	N.C.	→	I/O
Number of Differences:			52	

Table 76: Spartan-3AN FGG400 Pinout (Cont'd)

Bank	Pin Name	FGG400 Ball	Type
3	IO_L34P_3	U1	I/O
3	IO_L36N_3	T4	I/O
3	IO_L36P_3	R5	I/O
3	IO_L37N_3	V2	I/O
3	IO_L37P_3	V1	I/O
3	IO_L38N_3	W2	I/O
3	IO_L38P_3	W1	I/O
3	IP_3	H7	INPUT
3	IP_L04N_3/VREF_3	G6	VREF
3	IP_L04P_3	G7	INPUT
3	IP_L11N_3/VREF_3	J7	VREF
3	IP_L11P_3	J8	INPUT
3	IP_L15N_3	K7	INPUT
3	IP_L15P_3	K8	INPUT
3	IP_L19N_3	K5	INPUT
3	IP_L19P_3	K6	INPUT
3	IP_L23N_3	L6	INPUT
3	IP_L23P_3	L7	INPUT
3	IP_L27N_3	M7	INPUT
3	IP_L27P_3	M8	INPUT
3	IP_L31N_3	N7	INPUT
3	IP_L31P_3	M6	INPUT
3	IP_L35N_3	N6	INPUT
3	IP_L35P_3	P5	INPUT
3	IP_L39N_3/VREF_3	P7	VREF
3	IP_L39P_3	P6	INPUT
3	VCCO_3	E2	VCCO
3	VCCO_3	H5	VCCO
3	VCCO_3	L2	VCCO
3	VCCO_3	N5	VCCO
3	VCCO_3	U2	VCCO
GND	GND	A1	GND
GND	GND	A11	GND
GND	GND	A20	GND
GND	GND	B6	GND
GND	GND	B14	GND
GND	GND	C3	GND
GND	GND	C18	GND
GND	GND	D9	GND
GND	GND	E5	GND

Table 76: Spartan-3AN FGG400 Pinout (Cont'd)

Bank	Pin Name	FGG400 Ball	Type
GND	GND	E12	GND
GND	GND	F15	GND
GND	GND	G2	GND
GND	GND	G19	GND
GND	GND	H8	GND
GND	GND	H13	GND
GND	GND	J9	GND
GND	GND	J11	GND
GND	GND	K1	GND
GND	GND	K10	GND
GND	GND	K12	GND
GND	GND	K17	GND
GND	GND	L4	GND
GND	GND	L9	GND
GND	GND	L11	GND
GND	GND	L20	GND
GND	GND	M10	GND
GND	GND	M12	GND
GND	GND	N8	GND
GND	GND	N11	GND
GND	GND	N13	GND
GND	GND	P2	GND
GND	GND	P19	GND
GND	GND	R6	GND
GND	GND	R9	GND
GND	GND	T16	GND
GND	GND	U12	GND
GND	GND	V3	GND
GND	GND	V18	GND
GND	GND	W7	GND
GND	GND	W15	GND
GND	GND	Y1	GND
GND	GND	Y10	GND
GND	GND	Y20	GND
VCCAUX	SUSPEND	R15	PWR MGMT
VCCAUX	DONE	W19	CONFIG
VCCAUX	PROG_B	D5	CONFIG
VCCAUX	TCK	A19	JTAG
VCCAUX	TDI	F5	JTAG
VCCAUX	TDO	E17	JTAG

Table 78: Spartan-3AN FGG484 Pinout (Cont'd)

Bank	Pin Name	FGG484 Ball	Type
0	IO_L29N_0	D6	I/O
0	IO_L29P_0	C6	I/O
0	IO_L30N_0	D8	I/O
0	IO_L30P_0	E9	I/O
0	IO_L31N_0	B4	I/O
0	IO_L31P_0	A4	I/O
0	IO_L32N_0	D5	I/O
0	IO_L32P_0	C5	I/O
0	IO_L33N_0	B3	I/O
0	IO_L33P_0	A3	I/O
0	IO_L34N_0	F8	I/O
0	IO_L34P_0	E7	I/O
0	IO_L35N_0	E6	I/O
0	IO_L35P_0	F7	I/O
0	IO_L36N_0/PUDC_B	A2	DUAL
0	IO_L36P_0/VREF_0	B2	VREF
0	IP_0	E16	INPUT
0	IP_0	E8	INPUT
0	IP_0	F10	INPUT
0	IP_0	F12	INPUT
0	IP_0	F16	INPUT
0	IP_0	G10	INPUT
0	IP_0	G11	INPUT
0	IP_0	G12	INPUT
0	IP_0	G13	INPUT
0	IP_0	G14	INPUT
0	IP_0	G15	INPUT
0	IP_0	G16	INPUT
0	IP_0	G7	INPUT
0	IP_0	G9	INPUT
0	IP_0	H10	INPUT
0	IP_0	H13	INPUT
0	IP_0	H14	INPUT
0	IP_0/VREF_0	G8	VREF
0	IP_0/VREF_0	H12	VREF
0	IP_0/VREF_0	H9	VREF
0	VCCO_0	B10	VCCO
0	VCCO_0	B14	VCCO
0	VCCO_0	B18	VCCO
0	VCCO_0	B5	VCCO

Table 78: Spartan-3AN FGG484 Pinout (Cont'd)

Bank	Pin Name	FGG484 Ball	Type
0	VCCO_0	F14	VCCO
0	VCCO_0	F9	VCCO
1	IO_L01N_1/LDC2	Y21	DUAL
1	IO_L01P_1/HDC	AA22	DUAL
1	IO_L02N_1/LDC0	W20	DUAL
1	IO_L02P_1/LDC1	W19	DUAL
1	IO_L03N_1/A1	T18	DUAL
1	IO_L03P_1/A0	T17	DUAL
1	IO_L05N_1	W21	I/O
1	IO_L05P_1	Y22	I/O
1	IO_L06N_1	V20	I/O
1	IO_L06P_1	V19	I/O
1	IO_L07N_1	V22	I/O
1	IO_L07P_1	W22	I/O
1	IO_L09N_1	U21	I/O
1	IO_L09P_1	U22	I/O
1	IO_L10N_1	U19	I/O
1	IO_L10P_1	U20	I/O
1	IO_L11N_1	T22	I/O
1	IO_L11P_1	T20	I/O
1	IO_L13N_1	T19	I/O
1	IO_L13P_1	R20	I/O
1	IO_L14N_1	R22	I/O
1	IO_L14P_1	R21	I/O
1	IO_L15N_1/VREF_1	P22	VREF
1	IO_L15P_1	P20	I/O
1	IO_L17N_1/A3	P18	DUAL
1	IO_L17P_1/A2	R19	DUAL
1	IO_L18N_1/A5	N21	DUAL
1	IO_L18P_1/A4	N22	DUAL
1	IO_L19N_1/A7	N19	DUAL
1	IO_L19P_1/A6	N20	DUAL
1	IO_L20N_1/A9	N17	DUAL
1	IO_L20P_1/A8	N18	DUAL
1	IO_L21N_1/RHCLK1	L22	RHCLK
1	IO_L21P_1/RHCLK0	M22	RHCLK
1	IO_L22N_1/TRDY1/RHCLK3	L20	RHCLK
1	IO_L22P_1/RHCLK2	L21	RHCLK
1	IO_L24N_1/RHCLK5	M20	RHCLK
1	IO_L24P_1/RHCLK4	M18	RHCLK

Table 78: Spartan-3AN FGG484 Pinout (Cont'd)

Bank	Pin Name	FGG484 Ball	Type
1	IO_L25N_1/RHCLK7	K19	RHCLK
1	IO_L25P_1/IRDY1/RHCLK6	K20	RHCLK
1	IO_L26N_1/A11	J22	DUAL
1	IO_L26P_1/A10	K22	DUAL
1	IO_L28N_1	L19	I/O
1	IO_L28P_1	L18	I/O
1	IO_L29N_1/A13	J20	DUAL
1	IO_L29P_1/A12	J21	DUAL
1	IO_L30N_1/A15	G22	DUAL
1	IO_L30P_1/A14	H22	DUAL
1	IO_L32N_1	K18	I/O
1	IO_L32P_1	K17	I/O
1	IO_L33N_1/A17	H20	DUAL
1	IO_L33P_1/A16	H21	DUAL
1	IO_L34N_1/A19	F21	DUAL
1	IO_L34P_1/A18	F22	DUAL
1	IO_L36N_1	G20	I/O
1	IO_L36P_1	G19	I/O
1	IO_L37N_1	H19	I/O
1	IO_L37P_1	J18	I/O
1	IO_L38N_1	F20	I/O
1	IO_L38P_1	E20	I/O
1	IO_L40N_1	F18	I/O
1	IO_L40P_1	F19	I/O
1	IO_L41N_1	D22	I/O
1	IO_L41P_1	E22	I/O
1	IO_L42N_1	D20	I/O
1	IO_L42P_1	D21	I/O
1	IO_L44N_1/A21	C21	DUAL
1	IO_L44P_1/A20	C22	DUAL
1	IO_L45N_1/A23	B21	DUAL
1	IO_L45P_1/A22	B22	DUAL
1	IO_L46N_1/A25	G17	DUAL
1	IO_L46P_1/A24	G18	DUAL
1	IP_L04N_1/VREF_1	R16	VREF
1	IP_L04P_1	R15	INPUT
1	IP_L08N_1	P16	INPUT
1	IP_L08P_1	P15	INPUT
1	IP_L12N_1/VREF_1	R18	VREF
1	IP_L12P_1	R17	INPUT

Table 78: Spartan-3AN FGG484 Pinout (Cont'd)

Bank	Pin Name	FGG484 Ball	Type
1	IP_L16N_1/VREF_1	N16	VREF
1	IP_L16P_1	N15	INPUT
1	IP_L23N_1	M16	INPUT
1	IP_L23P_1	M17	INPUT
1	IP_L27N_1	L16	INPUT
1	IP_L27P_1/VREF_1	M15	VREF
1	IP_L31N_1	K16	INPUT
1	IP_L31P_1	L15	INPUT
1	IP_L35N_1	K15	INPUT
1	IP_L35P_1/VREF_1	K14	VREF
1	IP_L39N_1	H18	INPUT
1	IP_L39P_1	H17	INPUT
1	IP_L43N_1/VREF_1	J15	VREF
1	IP_L43P_1	J16	INPUT
1	IP_L47N_1	H15	INPUT
1	IP_L47P_1/VREF_1	H16	VREF
1	VCCO_1	E21	VCCO
1	VCCO_1	J17	VCCO
1	VCCO_1	K21	VCCO
1	VCCO_1	P17	VCCO
1	VCCO_1	P21	VCCO
1	VCCO_1	V21	VCCO
2	IO_L01N_2/M0	W5	DUAL
2	IO_L01P_2/M1	V6	DUAL
2	IO_L02N_2/CSO_B	Y4	DUAL
2	IO_L02P_2/M2	W4	DUAL
2	IO_L03N_2	AA3	I/O
2	IO_L03P_2	AB2	I/O
2	IO_L04N_2	AA4	I/O
2	IO_L04P_2	AB3	I/O
2	IO_L05N_2	Y5	I/O
2	IO_L05P_2	W6	I/O
2	IO_L06N_2	AB5	I/O
2	IO_L06P_2	AB4	I/O
2	IO_L07N_2	Y6	I/O
2	IO_L07P_2	W7	I/O
2	IO_L08N_2	AB6	I/O
2	IO_L08P_2	AA6	I/O
2	IO_L09N_2/VS2	W9	DUAL
2	IO_L09P_2/RDWR_B	V9	DUAL

FGG484 Footprint

Left Half of FGG484 Package (Top View)

195	I/O: Unrestricted, general-purpose user I/O
60-62	INPUT: Unrestricted, general-purpose input pin
51	DUAL: Configuration pins, then possible user I/O
33-34	VREF: User I/O or input voltage reference for bank
32	CLK: User I/O, input, or clock buffer input
2	SUSPEND: Dedicated SUSPEND and dual-purpose AWAKE Power Management pins
2	CONFIG: Dedicated configuration pins
4	JTAG: Dedicated JTAG port pins
53	GND: Ground
24	VCCO: Output voltage supply for bank
15	VCCINT: Internal core supply voltage (+1.2V)
10	VCCAUX: Auxiliary supply voltage (+3.3V)
3	N.C.: Not connected (XC3S700AN only)

Bank 0											
	1	2	3	4	5	6	7	8	9	10	11
A	GND	I/O L36N_0 PUDC_B	I/O L33P_0	I/O L31P_0	I/O L28N_0	I/O L26N_0	I/O L26P_0	I/O L22N_0	I/O L22P_0	I/O L21P_0	I/O L18N_0 GCLK7
B	I/O L02P_3	I/O L36P_0 VREF_0	I/O L33N_0	I/O L31N_0	VCCO_0	I/O L28P_0	GND	I/O L25P_0	I/O L24P_0	VCCO_0	I/O L19P_0 GCLK8
C	I/O L01P_3	I/O L02N_3	GND	PROG_B	I/O L32P_0	I/O L29P_0	I/O L27N_0	I/O L25N_0	I/O L24N_0 VREF_0	I/O L21N_0	I/O L19N_0 GCLK9
D	I/O L06P_3	I/O L01N_3	I/O L03P_3	TMS	I/O L32N_0	I/O L29N_0	I/O L27P_0	I/O L30N_0	GND	I/O L23P_0	I/O L20P_0 GCLK10
E	I/O L06N_3	VCCO_3	I/O L07N_3	I/O L03N_3	VCCAUX	I/O L35N_0	I/O L34P_0	INPUT	I/O L30P_0	I/O L23N_0	I/O L20N_0 GCLK11
F	I/O L12N_3	I/O L12P_3	I/O L08P_3	I/O L07P_3	TDI	GND	I/O L35P_0	I/O L34N_0	VCCO_0	INPUT	GND
G	I/O L13N_3	GND	I/O L13P_3	I/O L08N_3	I/O L05N_3	I/O L05P_3	INPUT	INPUT VREF_0	INPUT	INPUT	INPUT
H	I/O L16N_3	I/O L16P_3	I/O L14N_3	I/O L14P_3	I/O L09P_3	I/O L09N_3	INPUT L04N_3 VREF_3	INPUT L04P_3	INPUT VREF_0	INPUT	VCCAUX
J	I/O L17N_3 VREF_3	VCCO_3	I/O L17P_3	GND	I/O L10N_3	VCCO_3	INPUT L11P_3	INPUT VREF_3	GND	VCCINT	GND
K	I/O L22P_3 LHCLK2	I/O L20N_3	I/O L20P_3	I/O L18N_3	I/O L18P_3	I/O L10P_3	INPUT L15P_3	INPUT L11N_3	VCCINT	GND	VCCINT
L	I/O L22N_3 IRDY2 LHCLK3	GND	I/O L21N_3 LHCLK1	VCCAUX	I/O L21P_3 LHCLK0	GND	INPUT L19P_3	INPUT L15N_3 VREF_3	GND	VCCINT	GND
M	I/O L24P_3 LHCLK4	I/O L24N_3 LHCLK5	I/O L25P_3 TRDY2 LHCLK6	I/O L25N_3 LHCLK7	I/O L30P_3	INPUT L23N_3	INPUT L23P_3	INPUT L19N_3	VCCINT	GND	VCCINT
N	I/O L26P_3 VREF_3	VCCO_3	I/O L26N_3	I/O L30N_3	INPUT L31N_3	INPUT L31P_3	INPUT L35P_3	INPUT L27P_3	INPUT L27N_3	VCCINT	GND
P	I/O L28P_3	I/O L28N_3	I/O L29P_3	GND	I/O L29N_3	VCCO_3	INPUT L39P_3	INPUT L35N_3	GND	GND	VCCAUX
R	I/O L32P_3	I/O L32N_3	I/O L33P_3	I/O L33N_3	I/O L34P_3	INPUT VREF_3	INPUT L46P_3	INPUT L39N_3	INPUT	INPUT	INPUT
T	I/O L36P_3 VREF_3	GND	I/O L36N_3	I/O L34N_3	I/O L40P_3	INPUT L46N_3 VREF_3	INPUT VREF_2	INPUT VREF_2 ◆	INPUT	INPUT VREF_2	INPUT VREF_2
U	I/O L37P_3	I/O L37N_3	I/O L41P_3	I/O L41N_3	I/O L40N_3	GND	INPUT ◆	INPUT	VCCO_2	INPUT	I/O L17P_2 GCLK12
V	I/O L38P_3	VCCO_3	I/O L38N_3	I/O L43P_3	VCCAUX	I/O L01P_2 M1	INPUT	INPUT VREF_2	I/O L09P_2 RDWR_B	I/O L13P_2	I/O L17N_2 GCLK13
W	I/O L42P_3	I/O L42N_3	I/O L43N_3	I/O L02P_2 M2	I/O L01N_2 M0	I/O L05P_2	I/O L07P_2	I/O L11P_2 VS1	I/O L09N_2 VS2	GND	VCCAUX
Y	I/O L44P_3	I/O L44N_3	GND	I/O L02N_2 CSO_B	I/O L05N_2	I/O L07N_2	I/O L10P_2	I/O L11N_2 VS0	I/O L14P_2 D7	I/O L13N_2	I/O L16P_2 D5
A	I/O L45P_3	I/O L45N_3	I/O L03N_2	I/O L04N_2	VCCO_2	I/O L08P_2	GND	I/O L12P_2	VCCO_2	I/O L15P_2	GND
A	GND	I/O L03P_2	I/O L04P_2	I/O L06P_2	I/O L06N_2	I/O L08N_2	I/O L10N_2	I/O L12N_2	I/O L14N_2 D6	I/O L15N_2	I/O L16N_2 D4
Bank 2											

DS557_4_23_030911

Figure 23: FGG484 Package Footprint (Top View)

Table 82: Spartan-3AN FGG676 Pinout (Cont'd)

Bank	Pin Name	FGG676 Ball	Type
0	IO_L33N_0	B10	I/O
0	IO_L33P_0	A10	I/O
0	IO_L34N_0	D10	I/O
0	IO_L34P_0	C10	I/O
0	IO_L35N_0	H12	I/O
0	IO_L35P_0	G12	I/O
0	IO_L36N_0	B9	I/O
0	IO_L36P_0	A9	I/O
0	IO_L37N_0	D9	I/O
0	IO_L37P_0	E10	I/O
0	IO_L38N_0	B8	I/O
0	IO_L38P_0	A8	I/O
0	IO_L39N_0	K12	I/O
0	IO_L39P_0	J12	I/O
0	IO_L40N_0	D8	I/O
0	IO_L40P_0	C8	I/O
0	IO_L41N_0	C6	I/O
0	IO_L41P_0	B6	I/O
0	IO_L42N_0	C7	I/O
0	IO_L42P_0	B7	I/O
0	IO_L43N_0	K11	I/O
0	IO_L43P_0	J11	I/O
0	IO_L44N_0	D6	I/O
0	IO_L44P_0	C5	I/O
0	IO_L45N_0	B4	I/O
0	IO_L45P_0	A4	I/O
0	IO_L46N_0	H10	I/O
0	IO_L46P_0	G10	I/O
0	IO_L47N_0	H9	I/O
0	IO_L47P_0	G9	I/O
0	IO_L48N_0	E7	I/O
0	IO_L48P_0	F7	I/O
0	IO_L51N_0	B3	I/O
0	IO_L51P_0	A3	I/O
0	IO_L52N_0/PUDC_B	G8	DUAL
0	IO_L52P_0/VREF_0	F8	VREF
0	IP_0	A5	INPUT
0	IP_0	A7	INPUT
0	IP_0	A13	INPUT
0	IP_0	A17	INPUT

Table 82: Spartan-3AN FGG676 Pinout (Cont'd)

Bank	Pin Name	FGG676 Ball	Type
0	IP_0	A23	INPUT
0	IP_0	C4	INPUT
0	IP_0	D12	INPUT
0	IP_0	D15	INPUT
0	IP_0	D19	INPUT
0	IP_0	E11	INPUT
0	IP_0	E18	INPUT
0	IP_0	E20	INPUT
0	IP_0	F10	INPUT
0	IP_0	G14	INPUT
0	IP_0	G16	INPUT
0	IP_0	H13	INPUT
0	IP_0	H18	INPUT
0	IP_0	J10	INPUT
0	IP_0	J13	INPUT
0	IP_0	J15	INPUT
0	IP_0/VREF_0	D7	VREF
0	IP_0/VREF_0	D14	VREF
0	IP_0/VREF_0	G11	VREF
0	IP_0/VREF_0	J17	VREF
0	N.C.	A24	N.C.
0	N.C.	B24	N.C.
0	N.C.	D5	N.C.
0	N.C.	E9	N.C.
0	N.C.	F18	N.C.
0	N.C.	E6	N.C.
0	N.C.	F9	N.C.
0	N.C.	G18	N.C.
0	VCCO_0	B5	VCCO
0	VCCO_0	B11	VCCO
0	VCCO_0	B16	VCCO
0	VCCO_0	B22	VCCO
0	VCCO_0	E8	VCCO
0	VCCO_0	E13	VCCO
0	VCCO_0	E19	VCCO
0	VCCO_0	H11	VCCO
0	VCCO_0	H16	VCCO
1	IO_L01N_1/LDC2	Y21	DUAL
1	IO_L01P_1/HDC	Y20	DUAL
1	IO_L02N_1/LDC0	AD25	DUAL

Revision History

The following table shows the revision history for this document.

Date	Version	Revision
02/26/07	1.0	Initial release.
08/16/07	2.0	Updated for Production release of initial device. Noted that family is available in Pb-free packages only.
09/12/07	2.0.1	Minor updates to text.
09/24/07	2.1	Update thermal characteristics in Table 67 .
12/12/07	3.0	Updated to Production status with Production release of final family member, XC3S50AN. Noted that non-Pb-free packages may be available for selected devices. Updated thermal characteristics in Table 67 . Updated links.
06/02/08	3.1	Add Package Overview section. Removed VREF and INPUT designations and diamond symbols on unconnected N.C. pins for XC3S700AN FGG484 in Table 78 and Figure 22 and for XC3S1400AN FGG676 in Table 82 and Figure 23 .
11/19/09	3.2	Renamed package 'Footprint Area' to 'Body Area' throughout document. Noted in Introduction that references to Pb-free package code also apply to the Pb package. Added Pb packages to Table 65 and Table 66 . Changed Body Area of TQ144/TQG144 packages in Table 65 . Corrected bank designation for SUSPEND to VCCAUX. Noted that non-Pb-free (Pb) packages are available for selected devices. Updated Table 79 and Figure 22 for I/O vs. Input pin counts.
12/02/10	4.0	Upgraded Notice of Disclaimer .
04/01/11	4.1	Updated the CLK description in Table 62 . In Table 64 , added device/package combinations for the XC3S50AN and XC3S400AN in the FT(G)256 package and the XC3S1400AN in the FG(G)484 package. In Table 65 , updated the maximum I/Os for the FG484/FGG484 packages, removed the Mass column, and updated Note 1. In Table 65 , changed the FTG256 link from PK115_FTG256 , FGG676 link from PK111_FGG676 , and the TQG144 link from PK126_TQG144 . Completely replaced the section FTG256: 256-Ball Fine-Pitch, Thin Ball Grid Array with new information on the added device/package combinations and new figures and tables. Revised U16, U7, and T8 in Table 78 . Added Table 80 and Table 81 and updated Figure 23 .

Notice of Disclaimer

THE XILINX HARDWARE FPGA AND CPLD DEVICES REFERRED TO HEREIN ("PRODUCTS") ARE SUBJECT TO THE TERMS AND CONDITIONS OF THE XILINX LIMITED WARRANTY WHICH CAN BE VIEWED AT <http://www.xilinx.com/warranty.htm>. THIS LIMITED WARRANTY DOES NOT EXTEND TO ANY USE OF PRODUCTS IN AN APPLICATION OR ENVIRONMENT THAT IS NOT WITHIN THE SPECIFICATIONS STATED IN THE XILINX DATA SHEET. ALL SPECIFICATIONS ARE SUBJECT TO CHANGE WITHOUT NOTICE. PRODUCTS ARE NOT DESIGNED OR INTENDED TO BE FAIL-SAFE OR FOR USE IN ANY APPLICATION REQUIRING FAIL-SAFE PERFORMANCE, SUCH AS LIFE-SUPPORT OR SAFETY DEVICES OR SYSTEMS, OR ANY OTHER APPLICATION THAT INVOKES THE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). USE OF PRODUCTS IN CRITICAL APPLICATIONS IS AT THE SOLE RISK OF CUSTOMER, SUBJECT TO APPLICABLE LAWS AND REGULATIONS.

CRITICAL APPLICATIONS DISCLAIMER

XILINX PRODUCTS (INCLUDING HARDWARE, SOFTWARE AND/OR IP CORES) ARE NOT DESIGNED OR INTENDED TO BE FAIL-SAFE, OR FOR USE IN ANY APPLICATION REQUIRING FAIL-SAFE PERFORMANCE, SUCH AS IN LIFE-SUPPORT OR SAFETY DEVICES OR SYSTEMS, CLASS III MEDICAL DEVICES, NUCLEAR FACILITIES, APPLICATIONS RELATED TO THE DEPLOYMENT OF AIRBAGS, OR ANY OTHER APPLICATIONS THAT COULD LEAD TO DEATH, PERSONAL INJURY OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE (INDIVIDUALLY AND COLLECTIVELY, "CRITICAL APPLICATIONS"). FURTHERMORE, XILINX PRODUCTS ARE NOT DESIGNED OR INTENDED FOR USE IN ANY APPLICATIONS THAT AFFECT CONTROL OF A VEHICLE OR AIRCRAFT, UNLESS THERE IS A FAIL-SAFE OR REDUNDANCY FEATURE (WHICH DOES NOT INCLUDE USE OF SOFTWARE IN THE XILINX DEVICE TO IMPLEMENT THE REDUNDANCY) AND A WARNING SIGNAL UPON FAILURE TO THE OPERATOR. CUSTOMER AGREES, PRIOR TO USING OR DISTRIBUTING ANY SYSTEMS THAT INCORPORATE XILINX PRODUCTS, TO THOROUGHLY TEST THE SAME FOR SAFETY PURPOSES. TO THE MAXIMUM EXTENT PERMITTED BY APPLICABLE LAW, CUSTOMER ASSUMES THE SOLE RISK AND LIABILITY OF ANY USE OF XILINX PRODUCTS IN CRITICAL APPLICATIONS.

AUTOMOTIVE APPLICATIONS DISCLAIMER

XILINX PRODUCTS ARE NOT DESIGNED OR INTENDED TO BE FAIL-SAFE, OR FOR USE IN ANY APPLICATION REQUIRING FAIL-SAFE PERFORMANCE, SUCH AS APPLICATIONS RELATED TO: (I) THE DEPLOYMENT OF AIRBAGS, (II) CONTROL OF A VEHICLE, UNLESS THERE IS A FAIL-SAFE OR REDUNDANCY FEATURE (WHICH DOES NOT INCLUDE USE OF SOFTWARE IN THE XILINX DEVICE TO IMPLEMENT THE REDUNDANCY) AND A WARNING SIGNAL UPON FAILURE TO THE OPERATOR, OR (III) USES THAT COULD LEAD TO DEATH OR PERSONAL INJURY. CUSTOMER ASSUMES THE SOLE RISK AND LIABILITY OF ANY USE OF XILINX PRODUCTS IN SUCH APPLICATIONS.