



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

|                                |                                                                                                                                           |
|--------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                 | Active                                                                                                                                    |
| Number of LABs/CLBs            | 176                                                                                                                                       |
| Number of Logic Elements/Cells | 1584                                                                                                                                      |
| Total RAM Bits                 | 55296                                                                                                                                     |
| Number of I/O                  | 108                                                                                                                                       |
| Number of Gates                | 50000                                                                                                                                     |
| Voltage - Supply               | 1.14V ~ 1.26V                                                                                                                             |
| Mounting Type                  | Surface Mount                                                                                                                             |
| Operating Temperature          | 0°C ~ 85°C (TJ)                                                                                                                           |
| Package / Case                 | 144-LQFP                                                                                                                                  |
| Supplier Device Package        | 144-TQFP (20x20)                                                                                                                          |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/xilinx/xc3s50an-5tqg144c">https://www.e-xfl.com/product-detail/xilinx/xc3s50an-5tqg144c</a> |




Figure 2: Spartan-3AN FPGA Configuration Interface from Internal SPI Flash Memory

## Configuration

Spartan-3AN FPGAs are programmed by loading configuration data into robust, reprogrammable, static CMOS configuration latches (CCLs) that collectively control all functional elements and routing resources. The FPGA's configuration data is stored on-chip in nonvolatile Flash memory, or externally in a PROM or some other nonvolatile medium, either on or off the board. After applying power, the configuration data is written to the FPGA using any of seven different modes:

- Configure from internal SPI Flash memory (Figure 2)
  - Completely self-contained
  - Reduced board space
  - Easy-to-use configuration interface
- Master Serial from a Xilinx Platform Flash PROM
- Serial Peripheral Interface (SPI) from an external industry-standard SPI serial Flash
- Byte Peripheral Interface (BPI) Up from an industry-standard x8 or x8/x16 parallel NOR Flash
- Slave Serial, typically downloaded from a processor
- Slave Parallel, typically downloaded from a processor
- Boundary-Scan (JTAG), typically downloaded from a processor or system tester

The MultiBoot feature stores multiple configuration files in the on-chip Flash, providing extended life with field upgrades. MultiBoot also supports multiple system solutions with a single board to minimize inventory and simplify the addition of new features, even in the field. Flexibility is maintained to do additional MultiBoot configurations via the external configuration method.

The Spartan-3AN device authentication protocol prevents cloning. Design cloning, unauthorized overbuilding, and complete reverse engineering have driven device security requirements to higher and higher levels. Authentication moves the security from bitstream protection to the next generation of design-level security protecting both the design and embedded microcode. The authentication algorithm is entirely user defined, implemented using FPGA logic. Every product, generation, or design can have a different algorithm and functionality to enhance security.

## In-System Flash Memory

Each Spartan-3AN FPGA contains abundant integrated SPI serial Flash memory, shown in Table 3, used primarily to store the FPGA's configuration bitstream. However, the Flash memory array is large enough to store at least two MultiBoot FPGA configuration bitstreams or nonvolatile data required by the FPGA application, such as code-shadowed MicroBlaze processor applications.

Table 3: Spartan-3AN Device In-System Flash Memory

| Part Number | Total Flash Memory (Bits) | FPGA Bitstream (Bits) | Additional Flash Memory (Bits) <sup>(1)</sup> |
|-------------|---------------------------|-----------------------|-----------------------------------------------|
| XC3S50AN    | 1,081,344                 | 437,312               | 642,048                                       |
| XC3S200AN   | 4,325,376                 | 1,196,128             | 3,127,872                                     |
| XC3S400AN   | 4,325,376                 | 1,886,560             | 2,437,248                                     |
| XC3S700AN   | 8,650,752                 | 2,732,640             | 5,917,824                                     |
| XC3S1400AN  | 17,301,504                | 4,755,296             | 12,545,280                                    |

### Notes:

1. Aligned to next available page location.

After configuration, the FPGA design has full access to the in-system Flash memory via an internal SPI interface; the control logic is implemented with FPGA logic. Additionally, the FPGA application itself can store nonvolatile data or provide live, in-system Flash updates.

The Spartan-3AN device in-system Flash memory supports leading-edge serial Flash features.

- Small page size (264 or 528 bytes) simplifies nonvolatile data storage
- Randomly accessible, byte addressable
- Up to 66 MHz serial data transfers
- SRAM page buffers
  - Read Flash data while programming another Flash page
  - EEPROM-like byte write functionality
  - Two buffers in most devices, one in XC3S50AN
- Page, Block, and Sector Erase

- Sector-based data protection and security features
  - Sector Protect: Write- and erase-protect a sector (changeable)
  - Sector Lockdown: Sector data is unchangeable (permanent)
- 128-byte Security Register
  - Separate from FPGA's unique Device DNA identifier
  - 64-byte factory-programmed identifier unique to the in-system Flash memory
  - 64-byte one-time programmable, user-programmable field
- 100,000 Program/Erase cycles
- 20-year data retention
- Comprehensive programming support
  - In-system prototype programming via JTAG using Xilinx [Platform Cable USB](#) and iMPACT software
  - Product programming support using BPM Microsystems programmers with appropriate programming adapter
  - Design examples demonstrating in-system programming from a Spartan-3AN FPGA application

## I/O Capabilities

The Spartan-3AN FPGA SelectIO interface supports many popular single-ended and differential standards. [Table 4](#) shows the number of user I/Os as well as the number of differential I/O pairs available for each device/package combination. Some of the user I/Os are unidirectional, input-only pins as indicated in [Table 4](#).

Spartan-3AN FPGAs support the following single-ended standards:

- 3.3V low-voltage TTL (LVTTL)
- Low-voltage CMOS (LVCMOS) at 3.3V, 2.5V, 1.8V, 1.5V, or 1.2V
- 3.3V PCI at 33 MHz or 66 MHz
- HSTL I, II, and III at 1.5V and 1.8V, commonly used in memory applications
- SSTL I and II at 1.8V, 2.5V, and 3.3V, commonly used for memory applications

Spartan-3AN FPGAs support the following differential standards:

- LVDS, mini-LVDS, RSDS, and PPDS I/O at 2.5V or 3.3V
- Bus LVDS I/O at 2.5V
- TMDS I/O at 3.3V
- Differential HSTL and SSTL I/O
- LVPECL inputs at 2.5V or 3.3V

Table 4: Available User I/Os and Differential (Diff) I/O Pairs

| Package <sup>(1)</sup> | TQ144<br>TQG144                  |                   | FT256<br>FTG256    |                   | FG400<br>FGG400    |                    | FG484<br>FGG484    |                    | FG676<br>FGG676    |                     |
|------------------------|----------------------------------|-------------------|--------------------|-------------------|--------------------|--------------------|--------------------|--------------------|--------------------|---------------------|
| Body Size (mm)         | 20 x 20 <sup>(2)</sup>           |                   | 17 x 17            |                   | 21 x 21            |                    | 23 x 23            |                    | 27 x 27            |                     |
| Device <sup>(3)</sup>  | User                             | Diff              | User               | Diff              | User               | Diff               | User               | Diff               | User               | Diff                |
| XC3S50AN               | <b>108</b> <sup>(4)</sup><br>(7) | <b>50</b><br>(24) | <b>144</b><br>(32) | <b>64</b><br>(32) | —                  | —                  | —                  | —                  | —                  | —                   |
| XC3S200AN              | —                                | —                 | <b>195</b><br>(35) | <b>90</b><br>(50) | —                  | —                  | —                  | —                  | —                  | —                   |
| XC3S400AN              | —                                | —                 | <b>195</b><br>(35) | <b>90</b><br>(50) | <b>311</b><br>(63) | <b>142</b><br>(78) | —                  | —                  | —                  | —                   |
| XC3S700AN              | —                                | —                 | —                  | —                 | —                  | —                  | <b>372</b><br>(84) | <b>165</b><br>(93) | —                  | —                   |
| XC3S1400AN             | —                                | —                 | —                  | —                 | —                  | —                  | <b>375</b><br>(87) | <b>165</b><br>(93) | <b>502</b><br>(94) | <b>227</b><br>(131) |

### Notes:

1. See [Pb and Pb-Free Packaging, page 7](#) for details on Pb and Pb-free packaging options.
2. The footprint for the TQ(G)144 (22 mm x 22 mm) package is larger than the package body.
3. Each Spartan-3AN FPGA has a pin-compatible Spartan-3A FPGA equivalent, although Spartan-3A FPGAs do not have internal SPI flash and offer more part/package combinations.
4. The number shown in **bold** indicates the maximum number of I/O and input-only pins. The number shown in *(italics)* indicates the number of input-only pins. The differential (Diff) input-only pin count includes both differential pairs on input-only pins and differential pairs on I/O pins within I/O banks that are restricted to differential inputs.

## Ordering Information




Figure 5: Device Numbering Format

| Device     | Speed Grade | Package Type / Number of Pins   |                  | Temperature Range ( $T_J$ )                      |                                                                 |
|------------|-------------|---------------------------------|------------------|--------------------------------------------------|-----------------------------------------------------------------|
| XC3S50AN   | -4          | Standard Performance            | TQ144/<br>TQG144 | 144-pin Thin Quad Flat Pack (TQFP)               | C Commercial ( $0^{\circ}\text{C}$ to $85^{\circ}\text{C}$ )    |
| XC3S200AN  | -5          | High Performance <sup>(1)</sup> | FT256/<br>FTG256 | 256-ball Fine-Pitch Thin Ball Grid Array (FTBGA) | I Industrial ( $-40^{\circ}\text{C}$ to $100^{\circ}\text{C}$ ) |
| XC3S400AN  |             |                                 | FG400/<br>FGG400 | 400-ball Fine-Pitch Ball Grid Array (FBGA)       |                                                                 |
| XC3S700AN  |             |                                 | FG484/<br>FGG484 | 484-ball Fine-Pitch Ball Grid Array (FBGA)       |                                                                 |
| XC3S1400AN |             |                                 | FG676/<br>FGG676 | 676-ball Fine-Pitch Ball Grid Array (FBGA)       |                                                                 |

### Notes:

- The -5 speed grade is exclusively available in the Commercial temperature range.
- See [Table 4](#) and [Table 5](#) for available package combinations.

## Revision History

The following table shows the revision history for this document.

| Date     | Version | Revision                                                                                                                                                                                                                                                                                                                                                                                       |
|----------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 02/26/07 | 1.0     | Initial release.                                                                                                                                                                                                                                                                                                                                                                               |
| 08/16/07 | 2.0     | Updated for Production release of initial device.                                                                                                                                                                                                                                                                                                                                              |
| 09/12/07 | 2.0.1   | Noted that only dual-mark devices are guaranteed for both -4I and -5C.                                                                                                                                                                                                                                                                                                                         |
| 12/12/07 | 3.0     | Updated to Production status with Production release of final family member, XC3S50AN. Noted that non-Pb-free packages may be available for selected devices.                                                                                                                                                                                                                                  |
| 06/02/08 | 3.1     | Minor updates.                                                                                                                                                                                                                                                                                                                                                                                 |
| 11/19/09 | 3.2     | Updated document throughout to reflect availability of Pb package options. Added references to the Extended Spartan-3A family. Removed table note 2 from <a href="#">Table 2</a> . In <a href="#">Table 4</a> , added Pb packages, added table note 4, and updated table note 2. Added <a href="#">Table 5</a> .                                                                               |
| 12/02/10 | 4.0     | Updated <a href="#">Notice of Disclaimer</a> .                                                                                                                                                                                                                                                                                                                                                 |
| 04/01/11 | 4.1     | In <a href="#">Table 2</a> , revised the Maximum Differential I/O Pairs and Maximum User I/O values for the XC3S50AN. In <a href="#">Table 4</a> , added packages to the XC3S50AN, XC3S400AN, and XC3S1400AN. Updated <a href="#">Pb and Pb-Free Packaging</a> section and <a href="#">Table 5</a> to include the new device/package combinations for the XC3S50AN, XC3S400AN, and XC3S1400AN. |

## Switching Characteristics

All Spartan-3AN FPGAs ship in two speed grades: -4 and the higher performance -5. Switching characteristics in this document are designated as Preview, Advance, Preliminary, or Production, as shown in Table 19. Each category is defined as follows:

**Preview:** These specifications are based on estimates only and should not be used for timing analysis.

**Advance:** These specifications are based on simulations only and are typically available soon after establishing FPGA specifications. Although speed grades with this designation are considered relatively stable and conservative, some under-reporting might still occur.

**Preliminary:** These specifications are based on complete early silicon characterization. Devices and speed grades with this designation are intended to give a better indication of the expected performance of production silicon. The probability of under-reporting preliminary delays is greatly reduced compared to Advance data.

**Production:** These specifications are approved once enough production silicon of a particular device family member has been characterized to provide full correlation between speed files and devices over numerous production lots. There is no under-reporting of delays, and customers receive formal notification of any subsequent changes. Typically, the slowest speed grades transition to Production before faster speed grades.

## Software Version Requirements

Production-quality systems must use FPGA designs compiled using a speed file designated as PRODUCTION status. FPGA designs using a less mature speed file designation should only be used during system prototyping or pre-production qualification. FPGA designs with speed files designated as Preview, Advance, or Preliminary should not be used in a production-quality system.

Whenever a speed file designation changes, as a device matures toward Production status, rerun the latest Xilinx® ISE® software on the FPGA design to ensure that the FPGA design incorporates the latest timing information and software updates.

In some cases, a particular family member (and speed grade) is released to Production at a different time than when the speed file is released with the Production label. Any labeling discrepancies are corrected in subsequent speed file releases. See Table 19 for devices that can be considered to have the Production label.

All parameter limits are representative of worst-case supply voltage and junction temperature conditions. **Unless otherwise noted, the published parameter values apply to all Spartan-3AN devices. AC and DC characteristics are specified using the same numbers for both commercial and industrial grades.**

Create a Xilinx user account and sign up to receive automatic e-mail notification whenever this data sheet or the associated user guides are updated.

- Sign Up for Alerts

<https://secure.xilinx.com/webreg/register.do?group=myprofile&languageID=1>

Timing parameters and their representative values are selected for inclusion either because they are important as general design requirements or they indicate fundamental device performance characteristics. The Spartan-3AN speed files (v1.41), part of the Xilinx Development Software, are the original source for many but not all of the values. The speed grade designations for these files are shown in Table 19. For more complete, more precise, and worst-case data, use the values reported by the Xilinx static timing analyzer (TRACE in the Xilinx development software) and back-annotated to the simulation netlist.

**Table 19: Spartan-3AN Family v1.41 Speed Grade Designations**

| Device     | Preview | Advance | Preliminary | Production |
|------------|---------|---------|-------------|------------|
| XC3S50AN   |         |         |             | -4, -5     |
| XC3S200AN  |         |         |             | -4, -5     |
| XC3S400AN  |         |         |             | -4, -5     |
| XC3S700AN  |         |         |             | -4, -5     |
| XC3S1400AN |         |         |             | -4, -5     |

Table 20 provides the recent history of the Spartan-3AN speed files.

**Table 20: Spartan-3AN Speed File Version History**

| Version | ISE Release | Description                                                                                                              |
|---------|-------------|--------------------------------------------------------------------------------------------------------------------------|
| 1.41    | ISE 10.1.03 | Updated for Spartan-3A family. No change to data for Spartan-3AN family.                                                 |
| 1.40    | ISE 10.1.02 | Updated for Spartan-3A family. No change to data for Spartan-3AN family.                                                 |
| 1.39    | ISE 10.1    | Updated for Spartan-3A family. No change to data for Spartan-3AN family.                                                 |
| 1.38    | ISE 9.2.03i | Updated to Production. No change to data.                                                                                |
| 1.37    | ISE 9.2.01i | Updated pin-to-pin setup and hold times, TMDS output adjustment, multiplier setup/hold times, and block RAM clock width. |
| 1.36    | ISE 9.2i    | Added -5 speed grade, updated to Advance.                                                                                |
| 1.34    | ISE 9.1.03i | Updated pin-to-pin timing.                                                                                               |
| 1.32    | ISE 9.1.01i | Preview speed files for -4 speed grade.                                                                                  |

## I/O Timing

### Pin-to-Pin Clock-to-Output Times

Table 21: Pin-to-Pin Clock-to-Output Times for the IOB Output Path

| Symbol                | Description                                                                                                                                                       | Conditions                                                                            | Device     | Speed Grade |      | Units |
|-----------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------|------------|-------------|------|-------|
|                       |                                                                                                                                                                   |                                                                                       |            | -5          | -4   |       |
|                       |                                                                                                                                                                   |                                                                                       |            | Max         | Max  |       |
| Clock-to-Output Times |                                                                                                                                                                   |                                                                                       |            |             |      |       |
| T <sub>ICKOFDCM</sub> | When reading from the Output Flip-Flop (OFF), the time from the active transition on the Global Clock pin to data appearing at the Output pin. The DCM is in use. | LVCMOS25 <sup>(2)</sup> , 12 mA output drive, Fast slew rate, with DCM <sup>(3)</sup> | XC3S50AN   | 3.18        | 3.42 | ns    |
|                       |                                                                                                                                                                   |                                                                                       | XC3S200AN  | 3.21        | 3.27 | ns    |
|                       |                                                                                                                                                                   |                                                                                       | XC3S400AN  | 2.97        | 3.33 | ns    |
|                       |                                                                                                                                                                   |                                                                                       | XC3S700AN  | 3.39        | 3.50 | ns    |
|                       |                                                                                                                                                                   |                                                                                       | XC3S1400AN | 3.51        | 3.99 | ns    |
| T <sub>ICKOF</sub>    | When reading from OFF, the time from the active transition on the Global Clock pin to data appearing at the Output pin. The DCM is not in use.                    | LVCMOS25 <sup>(2)</sup> , 12 mA output drive, Fast slew rate, without DCM             | XC3S50AN   | 4.59        | 5.02 | ns    |
|                       |                                                                                                                                                                   |                                                                                       | XC3S200AN  | 4.88        | 5.24 | ns    |
|                       |                                                                                                                                                                   |                                                                                       | XC3S400AN  | 4.68        | 5.12 | ns    |
|                       |                                                                                                                                                                   |                                                                                       | XC3S700AN  | 4.97        | 5.34 | ns    |
|                       |                                                                                                                                                                   |                                                                                       | XC3S1400AN | 5.06        | 5.69 | ns    |

**Notes:**

1. The numbers in this table are tested using the methodology presented in [Table 30](#) and are based on the operating conditions set forth in [Table 10](#) and [Table 13](#).
2. This clock-to-output time requires adjustment whenever a signal standard other than LVCMOS25 is assigned to the Global Clock Input or a standard other than LVCMOS25 with 12 mA drive and Fast slew rate is assigned to the data Output. If the former is true, *add* the appropriate Input adjustment from [Table 26](#). If the latter is true, *add* the appropriate Output adjustment from [Table 29](#).
3. DCM output jitter is included in all measurements.

## Pin-to-Pin Setup and Hold Times

Table 22: Pin-to-Pin Setup and Hold Times for the IOB Input Path (System Synchronous)

| Symbol      | Description                                                                                                                                                                                  | Conditions                                                             | Device     | Speed Grade |       | Units |
|-------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------|------------|-------------|-------|-------|
|             |                                                                                                                                                                                              |                                                                        |            | -5          | -4    |       |
|             |                                                                                                                                                                                              |                                                                        |            | Min         | Min   |       |
| Setup Times |                                                                                                                                                                                              |                                                                        |            |             |       |       |
| $T_{PSDCM}$ | When writing to the Input Flip-Flop (IFF), the time from the setup of data at the Input pin to the active transition at a Global Clock pin. The DCM is in use. No Input Delay is programmed. | LVCMOS25 <sup>(2)</sup> , IFD_DELAY_VALUE = 0, with DCM <sup>(4)</sup> | XC3S50AN   | 2.45        | 2.68  | ns    |
|             |                                                                                                                                                                                              |                                                                        | XC3S200AN  | 2.59        | 2.84  | ns    |
|             |                                                                                                                                                                                              |                                                                        | XC3S400AN  | 2.38        | 2.68  | ns    |
|             |                                                                                                                                                                                              |                                                                        | XC3S700AN  | 2.38        | 2.57  | ns    |
|             |                                                                                                                                                                                              |                                                                        | XC3S1400AN | 1.91        | 2.17  | ns    |
| $T_{PSFD}$  | When writing to IFF, the time from the setup of data at the Input pin to an active transition at the Global Clock pin. The DCM is not in use. The Input Delay is programmed.                 | LVCMOS25 <sup>(2)</sup> , IFD_DELAY_VALUE = 5, without DCM             | XC3S50AN   | 2.55        | 2.76  | ns    |
|             |                                                                                                                                                                                              |                                                                        | XC3S200AN  | 2.32        | 2.76  | ns    |
|             |                                                                                                                                                                                              |                                                                        | XC3S400AN  | 2.21        | 2.60  | ns    |
|             |                                                                                                                                                                                              |                                                                        | XC3S700AN  | 2.28        | 2.63  | ns    |
|             |                                                                                                                                                                                              |                                                                        | XC3S1400AN | 2.33        | 2.41  | ns    |
| Hold Times  |                                                                                                                                                                                              |                                                                        |            |             |       |       |
| $T_{PHDCM}$ | When writing to IFF, the time from the active transition at the Global Clock pin to the point when data must be held at the Input pin. The DCM is in use. No Input Delay is programmed.      | LVCMOS25 <sup>(3)</sup> , IFD_DELAY_VALUE = 0, with DCM <sup>(4)</sup> | XC3S50AN   | −0.36       | −0.36 | ns    |
|             |                                                                                                                                                                                              |                                                                        | XC3S200AN  | −0.52       | −0.52 | ns    |
|             |                                                                                                                                                                                              |                                                                        | XC3S400AN  | −0.33       | −0.29 | ns    |
|             |                                                                                                                                                                                              |                                                                        | XC3S700AN  | −0.17       | −0.12 | ns    |
|             |                                                                                                                                                                                              |                                                                        | XC3S1400AN | −0.07       | 0.00  | ns    |
| $T_{PHFD}$  | When writing to IFF, the time from the active transition at the Global Clock pin to the point when data must be held at the Input pin. The DCM is not in use. The Input Delay is programmed. | LVCMOS25 <sup>(3)</sup> , IFD_DELAY_VALUE = 5, without DCM             | XC3S50AN   | −0.63       | −0.58 | ns    |
|             |                                                                                                                                                                                              |                                                                        | XC3S200AN  | −0.56       | −0.56 | ns    |
|             |                                                                                                                                                                                              |                                                                        | XC3S400AN  | −0.42       | −0.42 | ns    |
|             |                                                                                                                                                                                              |                                                                        | XC3S700AN  | −0.80       | −0.75 | ns    |
|             |                                                                                                                                                                                              |                                                                        | XC3S1400AN | −0.69       | −0.69 | ns    |

### Notes:

- The numbers in this table are tested using the methodology presented in Table 30 and are based on the operating conditions set forth in Table 10 and Table 13.
- This setup time requires adjustment whenever a signal standard other than LVCMOS25 is assigned to the Global Clock Input or the data Input. If this is true of the Global Clock Input, subtract the appropriate adjustment from Table 26. If this is true of the data Input, add the appropriate Input adjustment from the same table.
- This hold time requires adjustment whenever a signal standard other than LVCMOS25 is assigned to the Global Clock Input or the data Input. If this is true of the Global Clock Input, add the appropriate Input adjustment from Table 26. If this is true of the data Input, subtract the appropriate Input adjustment from the same table. When the hold time is negative, it is possible to change the data before the clock's active edge.
- DCM output jitter is included in all measurements.

Table 32: Recommended Number of Simultaneously Switching Outputs per V<sub>CCO</sub>-GND Pair

| Signal Standard<br>(IOSTANDARD) |         | Package Type                |                             |                                         |                             |
|---------------------------------|---------|-----------------------------|-----------------------------|-----------------------------------------|-----------------------------|
|                                 |         | TQG144                      |                             | FTG256,<br>FGG400,<br>FGG484,<br>FGG676 |                             |
|                                 |         |                             |                             |                                         |                             |
|                                 |         | Top,<br>Bottom<br>Banks 0,2 | Left,<br>Right<br>Banks 1,3 | Top,<br>Bottom<br>Banks 0,2             | Left,<br>Right<br>Banks 1,3 |
| <b>Single-Ended Standards</b>   |         |                             |                             |                                         |                             |
| LVTTTL                          | Slow    | 2                           | 20                          | 20                                      | 60                          |
|                                 |         | 4                           | 10                          | 10                                      | 41                          |
|                                 |         | 6                           | 10                          | 10                                      | 29                          |
|                                 |         | 8                           | 6                           | 6                                       | 22                          |
|                                 |         | 12                          | 6                           | 6                                       | 13                          |
|                                 |         | 16                          | 5                           | 5                                       | 11                          |
|                                 |         | 24                          | 4                           | 4                                       | 9                           |
|                                 | Fast    | 2                           | 10                          | 10                                      | 10                          |
|                                 |         | 4                           | 6                           | 6                                       | 6                           |
|                                 |         | 6                           | 5                           | 5                                       | 5                           |
|                                 |         | 8                           | 3                           | 3                                       | 3                           |
|                                 |         | 12                          | 3                           | 3                                       | 3                           |
|                                 |         | 16                          | 3                           | 3                                       | 3                           |
|                                 |         | 24                          | 2                           | 2                                       | 2                           |
|                                 | QuietIO | 2                           | 40                          | 40                                      | 80                          |
|                                 |         | 4                           | 24                          | 24                                      | 48                          |
|                                 |         | 6                           | 20                          | 20                                      | 36                          |
|                                 |         | 8                           | 16                          | 16                                      | 27                          |
|                                 |         | 12                          | 12                          | 12                                      | 16                          |
|                                 |         | 16                          | 9                           | 9                                       | 13                          |
|                                 |         | 24                          | 9                           | 9                                       | 12                          |

Table 32: Recommended Number of Simultaneously Switching Outputs per V<sub>CCO</sub>-GND Pair (Cont'd)


| Signal Standard<br>(IOSTANDARD) |         | Package Type                |                             |                                         |                             |
|---------------------------------|---------|-----------------------------|-----------------------------|-----------------------------------------|-----------------------------|
|                                 |         | TQG144                      |                             | FTG256,<br>FGG400,<br>FGG484,<br>FGG676 |                             |
|                                 |         |                             |                             |                                         |                             |
|                                 |         | Top,<br>Bottom<br>Banks 0,2 | Left,<br>Right<br>Banks 1,3 | Top,<br>Bottom<br>Banks 0,2             | Left,<br>Right<br>Banks 1,3 |
| LVCMOS33                        | Slow    | 2                           | 24                          | 24                                      | 76                          |
|                                 |         | 4                           | 14                          | 14                                      | 46                          |
|                                 |         | 6                           | 11                          | 11                                      | 27                          |
|                                 |         | 8                           | 10                          | 10                                      | 20                          |
|                                 |         | 12                          | 9                           | 9                                       | 13                          |
|                                 |         | 16                          | 8                           | 8                                       | 10                          |
|                                 |         | 24                          | —                           | 8                                       | —                           |
|                                 | Fast    | 2                           | 10                          | 10                                      | 10                          |
|                                 |         | 4                           | 8                           | 8                                       | 8                           |
|                                 |         | 6                           | 5                           | 5                                       | 5                           |
|                                 |         | 8                           | 4                           | 4                                       | 4                           |
|                                 |         | 12                          | 4                           | 4                                       | 4                           |
|                                 |         | 16                          | 2                           | 2                                       | 2                           |
|                                 |         | 24                          | —                           | 2                                       | —                           |
|                                 | QuietIO | 2                           | 36                          | 36                                      | 76                          |
|                                 |         | 4                           | 32                          | 32                                      | 46                          |
|                                 |         | 6                           | 24                          | 24                                      | 32                          |
|                                 |         | 8                           | 16                          | 16                                      | 26                          |
|                                 |         | 12                          | 16                          | 16                                      | 18                          |
|                                 |         | 16                          | 12                          | 12                                      | 14                          |
|                                 |         | 24                          | —                           | 10                                      | —                           |

## In-System Flash (ISF) Memory Timing

Table 48: In-System Flash (ISF) Memory Operations

| Symbol     | Description                     | Device                                            | Typical | Max | Units   |
|------------|---------------------------------|---------------------------------------------------|---------|-----|---------|
| $T_{XFER}$ | Page to Buffer transfer time    | All                                               | –       | 400 | $\mu$ s |
| $T_{COMP}$ | Page to Buffer compare time     | All                                               | –       | 400 | $\mu$ s |
| $T_{PP}$   | Page Programming time           | XC3S50AN<br>XC3S200AN<br>XC3S400AN                | 2       | 4   | ms      |
|            |                                 | XC3S700AN<br>XC3S1400AN                           | 3       | 6   | ms      |
| $T_{PE}$   | Page Erase time                 | XC3S50AN<br>XC3S200AN<br>XC3S400AN                | 13      | 32  | ms      |
|            |                                 | XC3S700AN<br>XC3S1400AN                           | 15      | 35  | ms      |
| $T_{PEP}$  | Page Erase and Programming time | XC3S50AN<br>XC3S200AN<br>XC3S400AN<br>XC3S700AN   | 14      | 35  | ms      |
|            |                                 | XC3S1400AN                                        | 17      | 40  | ms      |
| $T_{BE}$   | Block Erase time                | XC3S50AN                                          | 15      | 35  | ms      |
|            |                                 | XC3S200AN<br>XC3S400AN                            | 30      | 75  | ms      |
|            |                                 | XC3S700AN<br>XC3S1400AN                           | 45      | 100 | ms      |
| $T_{SE}$   | Sector Erase time               | XC3S50AN                                          | 0.8     | 2.5 | s       |
|            |                                 | XC3S200AN<br>XC3S400AN<br>XC3S700AN<br>XC3S1400AN | 1.6     | 5   | s       |

## External Serial Peripheral Interface (SPI) Configuration Timing



Shaded values indicate specifications on attached SPI Flash PROM.

DS529-3\_06\_102506

Figure 16: Waveforms for External Serial Peripheral Interface (SPI) Configuration

Table 57: Timing for External Serial Peripheral Interface (SPI) Configuration Mode

| Symbol             | Description                                                                                     | Minimum      | Maximum | Units |
|--------------------|-------------------------------------------------------------------------------------------------|--------------|---------|-------|
| T <sub>CCLK1</sub> | Initial CCLK clock period                                                                       | See Table 51 |         |       |
| T <sub>CCLKn</sub> | CCLK clock period after FPGA loads <b>ConfigRate</b> bitstream option setting                   | See Table 51 |         |       |
| T <sub>INIT</sub>  | Setup time on VS[2:0] variant-select pins and M[2:0] mode pins before the rising edge of INIT_B | 50           | —       | ns    |
| T <sub>INITM</sub> | Hold time on VS[2:0] variant-select pins and M[2:0] mode pins after the rising edge of INIT_B   | 0            | —       | ns    |
| T <sub>CCO</sub>   | MOSI output valid delay after CCLK falling clock edge                                           | See Table 55 |         |       |
| T <sub>DCC</sub>   | Setup time on the DIN data input before CCLK rising clock edge                                  | See Table 55 |         |       |
| T <sub>CCD</sub>   | Hold time on the DIN data input after CCLK rising clock edge                                    | See Table 55 |         |       |

## Notice of Disclaimer

THE XILINX HARDWARE FPGA AND CPLD DEVICES REFERRED TO HEREIN ("PRODUCTS") ARE SUBJECT TO THE TERMS AND CONDITIONS OF THE XILINX LIMITED WARRANTY WHICH CAN BE VIEWED AT <http://www.xilinx.com/warranty.htm>. THIS LIMITED WARRANTY DOES NOT EXTEND TO ANY USE OF PRODUCTS IN AN APPLICATION OR ENVIRONMENT THAT IS NOT WITHIN THE SPECIFICATIONS STATED IN THE XILINX DATA SHEET. ALL SPECIFICATIONS ARE SUBJECT TO CHANGE WITHOUT NOTICE. PRODUCTS ARE NOT DESIGNED OR INTENDED TO BE FAIL-SAFE OR FOR USE IN ANY APPLICATION REQUIRING FAIL-SAFE PERFORMANCE, SUCH AS LIFE-SUPPORT OR SAFETY DEVICES OR SYSTEMS, OR ANY OTHER APPLICATION THAT INVOKES THE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). USE OF PRODUCTS IN CRITICAL APPLICATIONS IS AT THE SOLE RISK OF CUSTOMER, SUBJECT TO APPLICABLE LAWS AND REGULATIONS.

### CRITICAL APPLICATIONS DISCLAIMER

XILINX PRODUCTS (INCLUDING HARDWARE, SOFTWARE AND/OR IP CORES) ARE NOT DESIGNED OR INTENDED TO BE FAIL-SAFE, OR FOR USE IN ANY APPLICATION REQUIRING FAIL-SAFE PERFORMANCE, SUCH AS IN LIFE-SUPPORT OR SAFETY DEVICES OR SYSTEMS, CLASS III MEDICAL DEVICES, NUCLEAR FACILITIES, APPLICATIONS RELATED TO THE DEPLOYMENT OF AIRBAGS, OR ANY OTHER APPLICATIONS THAT COULD LEAD TO DEATH, PERSONAL INJURY OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE (INDIVIDUALLY AND COLLECTIVELY, "CRITICAL APPLICATIONS"). FURTHERMORE, XILINX PRODUCTS ARE NOT DESIGNED OR INTENDED FOR USE IN ANY APPLICATIONS THAT AFFECT CONTROL OF A VEHICLE OR AIRCRAFT, UNLESS THERE IS A FAIL-SAFE OR REDUNDANCY FEATURE (WHICH DOES NOT INCLUDE USE OF SOFTWARE IN THE XILINX DEVICE TO IMPLEMENT THE REDUNDANCY) AND A WARNING SIGNAL UPON FAILURE TO THE OPERATOR. CUSTOMER AGREES, PRIOR TO USING OR DISTRIBUTING ANY SYSTEMS THAT INCORPORATE XILINX PRODUCTS, TO THOROUGHLY TEST THE SAME FOR SAFETY PURPOSES. TO THE MAXIMUM EXTENT PERMITTED BY APPLICABLE LAW, CUSTOMER ASSUMES THE SOLE RISK AND LIABILITY OF ANY USE OF XILINX PRODUCTS IN CRITICAL APPLICATIONS.

### AUTOMOTIVE APPLICATIONS DISCLAIMER

XILINX PRODUCTS ARE NOT DESIGNED OR INTENDED TO BE FAIL-SAFE, OR FOR USE IN ANY APPLICATION REQUIRING FAIL-SAFE PERFORMANCE, SUCH AS APPLICATIONS RELATED TO: (I) THE DEPLOYMENT OF AIRBAGS, (II) CONTROL OF A VEHICLE, UNLESS THERE IS A FAIL-SAFE OR REDUNDANCY FEATURE (WHICH DOES NOT INCLUDE USE OF SOFTWARE IN THE XILINX DEVICE TO IMPLEMENT THE REDUNDANCY) AND A WARNING SIGNAL UPON FAILURE TO THE OPERATOR, OR (III) USES THAT COULD LEAD TO DEATH OR PERSONAL INJURY. CUSTOMER ASSUMES THE SOLE RISK AND LIABILITY OF ANY USE OF XILINX PRODUCTS IN SUCH APPLICATIONS.

## TQG144: 144-lead Thin Quad Flat Package

The XC3S50AN is available in the 144-lead thin quad flat package, TQG144.

[Table 68](#) lists all the package pins. They are sorted by bank number and then by pin name. Pins that form a differential I/O pair appear together in the table. The table also shows the pin number for each pin and the pin type (as defined in [Table 62](#)). The XC3S50AN does not support the address output pins for the Byte-wide Peripheral Interface (BPI) configuration mode.

An electronic version of this package pinout table and footprint diagram is available for download from the Xilinx website at: [www.xilinx.com/support/documentation/data\\_sheets/s3a\\_pin.zip](http://www.xilinx.com/support/documentation/data_sheets/s3a_pin.zip).

### Pinout Table

Table 68: Spartan-3AN TQG144 Pinout

| Bank | Pin Name         | Pin  | Type  |
|------|------------------|------|-------|
| 0    | IO_0             | P142 | I/O   |
| 0    | IO_L01N_0        | P111 | I/O   |
| 0    | IO_L01P_0        | P110 | I/O   |
| 0    | IO_L02N_0        | P113 | I/O   |
| 0    | IO_L02P_0/VREF_0 | P112 | VREF  |
| 0    | IO_L03N_0        | P117 | I/O   |
| 0    | IO_L03P_0        | P115 | I/O   |
| 0    | IO_L04N_0        | P116 | I/O   |
| 0    | IO_L04P_0        | P114 | I/O   |
| 0    | IO_L05N_0        | P121 | I/O   |
| 0    | IO_L05P_0        | P120 | I/O   |
| 0    | IO_L06N_0/GCLK5  | P126 | GCLK  |
| 0    | IO_L06P_0/GCLK4  | P124 | GCLK  |
| 0    | IO_L07N_0/GCLK7  | P127 | GCLK  |
| 0    | IO_L07P_0/GCLK6  | P125 | GCLK  |
| 0    | IO_L08N_0/GCLK9  | P131 | GCLK  |
| 0    | IO_L08P_0/GCLK8  | P129 | GCLK  |
| 0    | IO_L09N_0/GCLK11 | P132 | GCLK  |
| 0    | IO_L09P_0/GCLK10 | P130 | GCLK  |
| 0    | IO_L10N_0        | P135 | I/O   |
| 0    | IO_L10P_0        | P134 | I/O   |
| 0    | IO_L11N_0        | P139 | I/O   |
| 0    | IO_L11P_0        | P138 | I/O   |
| 0    | IO_L12N_0/PUDC_B | P143 | DUAL  |
| 0    | IO_L12P_0/VREF_0 | P141 | VREF  |
| 0    | IP_0             | P140 | INPUT |
| 0    | IP_0/VREF_0      | P123 | VREF  |
| 0    | VCCO_0           | P119 | VCCO  |
| 0    | VCCO_0           | P136 | VCCO  |
| 1    | IO_1             | P79  | I/O   |
| 1    | IO_L01N_1/LDC2   | P78  | DUAL  |
| 1    | IO_L01P_1/HDC    | P76  | DUAL  |
| 1    | IO_L02N_1/LDC0   | P77  | DUAL  |

Table 68: Spartan-3AN TQG144 Pinout (Cont'd)

| Bank | Pin Name               | Pin  | Type  |
|------|------------------------|------|-------|
| 1    | IO_L02P_1/LDC1         | P75  | DUAL  |
| 1    | IO_L03N_1              | P84  | I/O   |
| 1    | IO_L03P_1              | P82  | I/O   |
| 1    | IO_L04N_1/RHCLK1       | P85  | RHCLK |
| 1    | IO_L04P_1/RHCLK0       | P83  | RHCLK |
| 1    | IO_L05N_1/TRDY1/RHCLK3 | P88  | RHCLK |
| 1    | IO_L05P_1/RHCLK2       | P87  | RHCLK |
| 1    | IO_L06N_1/RHCLK5       | P92  | RHCLK |
| 1    | IO_L06P_1/RHCLK4       | P90  | RHCLK |
| 1    | IO_L07N_1/RHCLK7       | P93  | RHCLK |
| 1    | IO_L07P_1/IRDY1/RHCLK6 | P91  | RHCLK |
| 1    | IO_L08N_1              | P98  | I/O   |
| 1    | IO_L08P_1              | P96  | I/O   |
| 1    | IO_L09N_1              | P101 | I/O   |
| 1    | IO_L09P_1              | P99  | I/O   |
| 1    | IO_L10N_1              | P104 | I/O   |
| 1    | IO_L10P_1              | P102 | I/O   |
| 1    | IO_L11N_1              | P105 | I/O   |
| 1    | IO_L11P_1              | P103 | I/O   |
| 1    | IP_1/VREF_1            | P80  | VREF  |
| 1    | IP_1/VREF_1            | P97  | VREF  |
| 1    | VCCO_1                 | P86  | VCCO  |
| 1    | VCCO_1                 | P95  | VCCO  |
| 2    | IO_2/MOSI/CSI_B        | P62  | DUAL  |
| 2    | IO_L01N_2/M0           | P38  | DUAL  |
| 2    | IO_L01P_2/M1           | P37  | DUAL  |
| 2    | IO_L02N_2/CSO_B        | P41  | DUAL  |
| 2    | IO_L02P_2/M2           | P39  | DUAL  |
| 2    | IO_L03N_2/VS1          | P44  | DUAL  |
| 2    | IO_L03P_2/RDWR_B       | P42  | DUAL  |
| 2    | IO_L04N_2/VS0          | P45  | DUAL  |
| 2    | IO_L04P_2/VS2          | P43  | DUAL  |
| 2    | IO_L05N_2/D7           | P48  | DUAL  |

Table 68: Spartan-3AN TQG144 Pinout (Cont'd)

| Bank | Pin Name               | Pin | Type     |
|------|------------------------|-----|----------|
| 2    | IO_L05P_2              | P46 | I/O      |
| 2    | IO_L06N_2/D6           | P49 | DUAL     |
| 2    | IO_L06P_2              | P47 | I/O      |
| 2    | IO_L07N_2/D4           | P51 | DUAL     |
| 2    | IO_L07P_2/D5           | P50 | DUAL     |
| 2    | IO_L08N_2/GCLK15       | P55 | GCLK     |
| 2    | IO_L08P_2/GCLK14       | P54 | GCLK     |
| 2    | IO_L09N_2/GCLK1        | P59 | GCLK     |
| 2    | IO_L09P_2/GCLK0        | P57 | GCLK     |
| 2    | IO_L10N_2/GCLK3        | P60 | GCLK     |
| 2    | IO_L10P_2/GCLK2        | P58 | GCLK     |
| 2    | IO_L11N_2/DOOUT        | P64 | DUAL     |
| 2    | IO_L11P_2/AWAKE        | P63 | PWR MGMT |
| 2    | IO_L12N_2/D3           | P68 | DUAL     |
| 2    | IO_L12P_2/INIT_B       | P67 | DUAL     |
| 2    | IO_L13N_2/D0/DIN/MISO  | P71 | DUAL     |
| 2    | IO_L13P_2/D2           | P69 | DUAL     |
| 2    | IO_L14N_2/CCLK         | P72 | DUAL     |
| 2    | IO_L14P_2/D1           | P70 | DUAL     |
| 2    | IP_2/VREF_2            | P53 | VREF     |
| 2    | VCCO_2                 | P40 | VCCO     |
| 2    | VCCO_2                 | P61 | VCCO     |
| 3    | IO_L01N_3              | P6  | I/O      |
| 3    | IO_L01P_3              | P4  | I/O      |
| 3    | IO_L02N_3              | P5  | I/O      |
| 3    | IO_L02P_3              | P3  | I/O      |
| 3    | IO_L03N_3              | P8  | I/O      |
| 3    | IO_L03P_3              | P7  | I/O      |
| 3    | IO_L04N_3/VREF_3       | P11 | VREF     |
| 3    | IO_L04P_3              | P10 | I/O      |
| 3    | IO_L05N_3/LHCLK1       | P13 | LHCLK    |
| 3    | IO_L05P_3/LHCLK0       | P12 | LHCLK    |
| 3    | IO_L06N_3/IRDY2/LHCLK3 | P16 | LHCLK    |
| 3    | IO_L06P_3/LHCLK2       | P15 | LHCLK    |
| 3    | IO_L07N_3/LHCLK5       | P20 | LHCLK    |
| 3    | IO_L07P_3/LHCLK4       | P18 | LHCLK    |
| 3    | IO_L08N_3/LHCLK7       | P21 | LHCLK    |
| 3    | IO_L08P_3/TRDY2/LHCLK6 | P19 | LHCLK    |
| 3    | IO_L09N_3              | P25 | I/O      |
| 3    | IO_L09P_3              | P24 | I/O      |
| 3    | IO_L10N_3              | P29 | I/O      |
| 3    | IO_L10P_3              | P27 | I/O      |

Table 68: Spartan-3AN TQG144 Pinout (Cont'd)

| Bank   | Pin Name         | Pin  | Type     |
|--------|------------------|------|----------|
| 3      | IO_L11N_3        | P30  | I/O      |
| 3      | IO_L11P_3        | P28  | I/O      |
| 3      | IO_L12N_3        | P32  | I/O      |
| 3      | IO_L12P_3        | P31  | I/O      |
| 3      | IP_L13N_3/VREF_3 | P35  | VREF     |
| 3      | IP_L13P_3        | P33  | INPUT    |
| 3      | VCCO_3           | P14  | VCCO     |
| 3      | VCCO_3           | P23  | VCCO     |
| GND    | GND              | P9   | GND      |
| GND    | GND              | P17  | GND      |
| GND    | GND              | P26  | GND      |
| GND    | GND              | P34  | GND      |
| GND    | GND              | P56  | GND      |
| GND    | GND              | P65  | GND      |
| GND    | GND              | P81  | GND      |
| GND    | GND              | P89  | GND      |
| GND    | GND              | P100 | GND      |
| GND    | GND              | P106 | GND      |
| GND    | GND              | P118 | GND      |
| GND    | GND              | P128 | GND      |
| GND    | GND              | P137 | GND      |
| VCCAUX | SUSPEND          | P74  | PWR MGMT |
| VCCAUX | DONE             | P73  | CONFIG   |
| VCCAUX | PROG_B           | P144 | CONFIG   |
| VCCAUX | TCK              | P109 | JTAG     |
| VCCAUX | TDI              | P2   | JTAG     |
| VCCAUX | TDO              | P107 | JTAG     |
| VCCAUX | TMS              | P1   | JTAG     |
| VCCAUX | VCCAUX           | P36  | VCCAUX   |
| VCCAUX | VCCAUX           | P66  | VCCAUX   |
| VCCAUX | VCCAUX           | P108 | VCCAUX   |
| VCCAUX | VCCAUX           | P133 | VCCAUX   |
| VCCINT | VCCINT           | P22  | VCCINT   |
| VCCINT | VCCINT           | P52  | VCCINT   |
| VCCINT | VCCINT           | P94  | VCCINT   |
| VCCINT | VCCINT           | P122 | VCCINT   |

Table 70: Spartan-3AN FTG256 Pinout (XC3S50AN, XC3S200AN, XC3S400AN) (Cont'd)

| Bank | XC3S50AN Pin Name     | XC3S200AN/XC3S400AN Pin Name | FTG256 Ball | Type     |
|------|-----------------------|------------------------------|-------------|----------|
| 2    | IO_L01N_2/M0          | IO_L01N_2/M0                 | P4          | DUAL     |
| 2    | IO_L01P_2/M1          | IO_L01P_2/M1                 | N4          | DUAL     |
| 2    | IO_L02N_2/CSO_B       | IO_L02N_2/CSO_B              | T2          | DUAL     |
| 2    | IO_L02P_2/M2          | IO_L02P_2/M2                 | R2          | DUAL     |
| 2    | IO_L04P_2/VS2         | IO_L03N_2/VS2                | T3          | DUAL     |
| 2    | IO_L03P_2/RDWR_B      | IO_L03P_2/RDWR_B             | R3          | DUAL     |
| 2    | IO_L04N_2/VS0         | IO_L04N_2/VS0                | P5          | DUAL     |
| 2    | IO_L03N_2/VS1         | IO_L04P_2/VS1                | N6          | DUAL     |
| 2    | IO_L06P_2             | IO_L05N_2                    | R5          | I/O      |
| 2    | IO_L05P_2             | IO_L05P_2                    | T4          | I/O      |
| 2    | IO_L06N_2/D6          | IO_L06N_2/D6                 | T6          | DUAL     |
| 2    | IO_L05N_2/D7          | IO_L06P_2/D7                 | T5          | DUAL     |
| 2    | N.C.                  | IO_L07N_2                    | P6          | I/O      |
| 2    | N.C.                  | IO_L07P_2                    | N7          | I/O      |
| 2    | IO_L08N_2/D4          | IO_L08N_2/D4                 | N8          | DUAL     |
| 2    | IO_L08P_2/D5          | IO_L08P_2/D5                 | P7          | DUAL     |
| 2    | N.C.                  | IO_L09N_2/GCLK13             | T7          | GCLK     |
| 2    | N.C.                  | IO_L09P_2/GCLK12             | R7          | GCLK     |
| 2    | IO_L10N_2/GCLK15      | IO_L10N_2/GCLK15             | T8          | GCLK     |
| 2    | IO_L10P_2/GCLK14      | IO_L10P_2/GCLK14             | P8          | GCLK     |
| 2    | IO_L11N_2/GCLK1       | IO_L11N_2/GCLK1              | P9          | GCLK     |
| 2    | IO_L11P_2/GCLK0       | IO_L11P_2/GCLK0              | N9          | GCLK     |
| 2    | IO_L12N_2/GCLK3       | IO_L12N_2/GCLK3              | T9          | GCLK     |
| 2    | IO_L12P_2/GCLK2       | IO_L12P_2/GCLK2              | R9          | GCLK     |
| 2    | N.C.                  | IO_L13N_2                    | M10         | I/O      |
| 2    | N.C.                  | IO_L13P_2                    | N10         | I/O      |
| 2    | IO_L14P_2/MOSI/CSI_B  | IO_L14N_2/MOSI/CSI_B         | P10         | DUAL     |
| 2    | IO_L14N_2             | IO_L14P_2                    | T10         | I/O      |
| 2    | IO_L15N_2/DOUT        | IO_L15N_2/DOUT               | R11         | DUAL     |
| 2    | IO_L15P_2/AWAKE       | IO_L15P_2/AWAKE              | T11         | PWR MGMT |
| 2    | IO_L16N_2             | IO_L16N_2                    | N11         | I/O      |
| 2    | IO_L16P_2             | IO_L16P_2                    | P11         | I/O      |
| 2    | IO_L17N_2/D3          | IO_L17N_2/D3                 | P12         | DUAL     |
| 2    | IO_L17P_2/INIT_B      | IO_L17P_2/INIT_B             | T12         | DUAL     |
| 2    | IO_L20P_2/D1          | IO_L18N_2/D1                 | R13         | DUAL     |
| 2    | IO_L18P_2/D2          | IO_L18P_2/D2                 | T13         | DUAL     |
| 2    | N.C.                  | IO_L19N_2                    | P13         | I/O      |
| 2    | N.C.                  | IO_L19P_2                    | N12         | I/O      |
| 2    | IO_L20N_2/CCLK        | IO_L20N_2/CCLK               | R14         | DUAL     |
| 2    | IO_L18N_2/D0/DIN/MISO | IO_L20P_2/D0/DIN/MISO        | T14         | DUAL     |

## XC3S50AN Differential I/O Alignment Differences

Also, some differential I/O pairs on the XC3S50AN FPGA are aligned differently than the corresponding pairs on the XC3S200AN or XC3S400AN FPGAs, as shown in [Table 74](#). All the mismatched pairs are in I/O Bank 2. The N side of each pair is shaded.

Table 74: Differential I/O Differences in FTG256

| FTG256 Ball | Bank | XC3S50AN             | XC3S200AN or XC3S400AN |
|-------------|------|----------------------|------------------------|
| T3          | 2    | IO_L04P_2/VS2        | IO_L03N_2/VS2          |
| N6          |      | IO_L03N_2/VS1        | IO_L04P_2/VS1          |
| R5          |      | IO_L06P_2            | IO_L05N_2              |
| T5          |      | IO_L05N_2/D7         | IO_L06P_2/D7           |
| P10         |      | IO_L14P_2/MOSI/CSI_B | IO_L14N_2/MOSI/CSI_B   |
| T10         |      | IO_L14N_2            | IO_L14P_2              |
| R13         |      | IO_L20P_2            | IO_L18N_2              |
| T14         |      | IO_L18N_2            | IO_L20P_2              |

## XC3S50AN Does Not Have BPI Mode Address Outputs

The XC3S50AN FPGA does not generate the BPI-mode address pins during configuration. [Table 75](#) summarizes these differences.

Table 75: XC3S50AN BPI Functional Differences

| FTG256 Ball | Bank | XC3S50AN  | XC3S200AN or XC3S400AN |
|-------------|------|-----------|------------------------|
| N16         | 1    | IO_L03N_1 | IO_L03N_1/A1           |
| P16         |      | IO_L03P_1 | IO_L03P_1/A0           |
| J13         |      | IO_L10N_1 | IO_L10N_1/A9           |
| J12         |      | IO_L10P_1 | IO_L10P_1/A8           |
| F13         |      | IO_L20N_1 | IO_L20N_1/A19          |
| E14         |      | IO_L20P_1 | IO_L20P_1/A18          |
| D15         |      | IO_L22N_1 | IO_L22N_1/A21          |
| D16         |      | IO_L22P_1 | IO_L22P_1/A20          |
| D14         |      | IO_L23N_1 | IO_L23N_1/A23          |
| E13         |      | IO_L23P_1 | IO_L23P_1/A22          |
| C15         |      | IO_L24N_1 | IO_L24N_1/A25          |
| C16         |      | IO_L24P_1 | IO_L24P_1/A24          |

The Spartan-3AN FPGAs are pin compatible with the same density Spartan-3A FPGAs in the FT(G)256 package, although the Spartan-3A FPGAs require an external configuration source.

## FGG400: 400-Ball Fine-Pitch Ball Grid Array

The 400-ball fine-pitch ball grid array, FGG400, supports the XC3S400AN FPGA as shown in [Table 76](#) and [Figure 22](#).

[Table 76](#) lists all the FGG400 package pins. They are sorted by bank number and then by pin name. Pins that form a differential I/O pair appear together in the table. The table also shows the pin number for each pin and the pin type (as defined in [Table 62](#)).

An electronic version of this package pinout table and footprint diagram is available for download from the Xilinx website at: [www.xilinx.com/support/documentation/data\\_sheets/s3a\\_pin.zip](http://www.xilinx.com/support/documentation/data_sheets/s3a_pin.zip).

### Pinout Table

Table 76: Spartan-3AN FGG400 Pinout

| Bank | Pin Name         | FGG400 Ball | Type |
|------|------------------|-------------|------|
| 0    | IO_L01N_0        | A18         | I/O  |
| 0    | IO_L01P_0        | B18         | I/O  |
| 0    | IO_L02N_0        | C17         | I/O  |
| 0    | IO_L02P_0/VREF_0 | D17         | VREF |
| 0    | IO_L03N_0        | E15         | I/O  |
| 0    | IO_L03P_0        | D16         | I/O  |
| 0    | IO_L04N_0        | A17         | I/O  |
| 0    | IO_L04P_0/VREF_0 | B17         | VREF |
| 0    | IO_L05N_0        | A16         | I/O  |
| 0    | IO_L05P_0        | C16         | I/O  |
| 0    | IO_L06N_0        | C15         | I/O  |
| 0    | IO_L06P_0        | D15         | I/O  |
| 0    | IO_L07N_0        | A14         | I/O  |
| 0    | IO_L07P_0        | C14         | I/O  |
| 0    | IO_L08N_0        | A15         | I/O  |
| 0    | IO_L08P_0        | B15         | I/O  |
| 0    | IO_L09N_0        | F13         | I/O  |
| 0    | IO_L09P_0        | E13         | I/O  |
| 0    | IO_L10N_0/VREF_0 | C13         | VREF |
| 0    | IO_L10P_0        | D14         | I/O  |
| 0    | IO_L11N_0        | C12         | I/O  |
| 0    | IO_L11P_0        | B13         | I/O  |
| 0    | IO_L12N_0        | F12         | I/O  |
| 0    | IO_L12P_0        | D12         | I/O  |
| 0    | IO_L13N_0        | A12         | I/O  |
| 0    | IO_L13P_0        | B12         | I/O  |
| 0    | IO_L14N_0        | C11         | I/O  |
| 0    | IO_L14P_0        | B11         | I/O  |
| 0    | IO_L15N_0/GCLK5  | E11         | GCLK |
| 0    | IO_L15P_0/GCLK4  | D11         | GCLK |
| 0    | IO_L16N_0/GCLK7  | C10         | GCLK |

Table 76: Spartan-3AN FGG400 Pinout (Cont'd)

| Bank | Pin Name         | FGG400 Ball | Type |
|------|------------------|-------------|------|
| 0    | IO_L16P_0/GCLK6  | A10         | GCLK |
| 0    | IO_L17N_0/GCLK9  | E10         | GCLK |
| 0    | IO_L17P_0/GCLK8  | D10         | GCLK |
| 0    | IO_L18N_0/GCLK11 | A8          | GCLK |
| 0    | IO_L18P_0/GCLK10 | A9          | GCLK |
| 0    | IO_L19N_0        | C9          | I/O  |
| 0    | IO_L19P_0        | B9          | I/O  |
| 0    | IO_L20N_0        | C8          | I/O  |
| 0    | IO_L20P_0        | B8          | I/O  |
| 0    | IO_L21N_0        | D8          | I/O  |
| 0    | IO_L21P_0        | C7          | I/O  |
| 0    | IO_L22N_0/VREF_0 | F9          | VREF |
| 0    | IO_L22P_0        | E9          | I/O  |
| 0    | IO_L23N_0        | F8          | I/O  |
| 0    | IO_L23P_0        | E8          | I/O  |
| 0    | IO_L24N_0        | A7          | I/O  |
| 0    | IO_L24P_0        | B7          | I/O  |
| 0    | IO_L25N_0        | C6          | I/O  |
| 0    | IO_L25P_0        | A6          | I/O  |
| 0    | IO_L26N_0        | B5          | I/O  |
| 0    | IO_L26P_0        | A5          | I/O  |
| 0    | IO_L27N_0        | F7          | I/O  |
| 0    | IO_L27P_0        | E7          | I/O  |
| 0    | IO_L28N_0        | D6          | I/O  |
| 0    | IO_L28P_0        | C5          | I/O  |
| 0    | IO_L29N_0        | C4          | I/O  |
| 0    | IO_L29P_0        | A4          | I/O  |
| 0    | IO_L30N_0        | B3          | I/O  |
| 0    | IO_L30P_0        | A3          | I/O  |
| 0    | IO_L31N_0        | F6          | I/O  |
| 0    | IO_L31P_0        | E6          | I/O  |

Table 78: Spartan-3AN FGG484 Pinout (Cont'd)

| Bank | Pin Name             | FGG484 Ball | Type     |
|------|----------------------|-------------|----------|
| 2    | IO_L10N_2            | AB7         | I/O      |
| 2    | IO_L10P_2            | Y7          | I/O      |
| 2    | IO_L11N_2/VS0        | Y8          | DUAL     |
| 2    | IO_L11P_2/VS1        | W8          | DUAL     |
| 2    | IO_L12N_2            | AB8         | I/O      |
| 2    | IO_L12P_2            | AA8         | I/O      |
| 2    | IO_L13N_2            | Y10         | I/O      |
| 2    | IO_L13P_2            | V10         | I/O      |
| 2    | IO_L14N_2/D6         | AB9         | DUAL     |
| 2    | IO_L14P_2/D7         | Y9          | DUAL     |
| 2    | IO_L15N_2            | AB10        | I/O      |
| 2    | IO_L15P_2            | AA10        | I/O      |
| 2    | IO_L16N_2/D4         | AB11        | DUAL     |
| 2    | IO_L16P_2/D5         | Y11         | DUAL     |
| 2    | IO_L17N_2/GCLK13     | V11         | GCLK     |
| 2    | IO_L17P_2/GCLK12     | U11         | GCLK     |
| 2    | IO_L18N_2/GCLK15     | Y12         | GCLK     |
| 2    | IO_L18P_2/GCLK14     | W12         | GCLK     |
| 2    | IO_L19N_2/GCLK1      | AB12        | GCLK     |
| 2    | IO_L19P_2/GCLK0      | AA12        | GCLK     |
| 2    | IO_L20N_2/GCLK3      | U12         | GCLK     |
| 2    | IO_L20P_2/GCLK2      | V12         | GCLK     |
| 2    | IO_L21N_2            | Y13         | I/O      |
| 2    | IO_L21P_2            | AB13        | I/O      |
| 2    | IO_L22N_2/MOSI/CSI_B | AB14        | DUAL     |
| 2    | IO_L22P_2            | AA14        | I/O      |
| 2    | IO_L23N_2            | Y14         | I/O      |
| 2    | IO_L23P_2            | W13         | I/O      |
| 2    | IO_L24N_2/DOOUT      | AA15        | DUAL     |
| 2    | IO_L24P_2/AWAKE      | AB15        | PWR MGMT |
| 2    | IO_L25N_2            | Y15         | I/O      |
| 2    | IO_L25P_2            | W15         | I/O      |
| 2    | IO_L26N_2/D3         | U13         | DUAL     |
| 2    | IO_L26P_2/INIT_B     | V13         | DUAL     |
| 2    | IO_L27N_2            | Y16         | I/O      |
| 2    | IO_L27P_2            | AB16        | I/O      |
| 2    | IO_L28N_2/D1         | Y17         | DUAL     |
| 2    | IO_L28P_2/D2         | AA17        | DUAL     |
| 2    | IO_L29N_2            | AB18        | I/O      |
| 2    | IO_L29P_2            | AB17        | I/O      |

Table 78: Spartan-3AN FGG484 Pinout (Cont'd)

| Bank | Pin Name                                     | FGG484 Ball | Type  |
|------|----------------------------------------------|-------------|-------|
| 2    | IO_L30N_2                                    | V15         | I/O   |
| 2    | IO_L30P_2                                    | V14         | I/O   |
| 2    | IO_L31N_2                                    | V16         | I/O   |
| 2    | IO_L31P_2                                    | W16         | I/O   |
| 2    | IO_L32N_2                                    | AA19        | I/O   |
| 2    | IO_L32P_2                                    | AB19        | I/O   |
| 2    | IO_L33N_2                                    | V17         | I/O   |
| 2    | IO_L33P_2                                    | W18         | I/O   |
| 2    | IO_L34N_2                                    | W17         | I/O   |
| 2    | IO_L34P_2                                    | Y18         | I/O   |
| 2    | IO_L35N_2                                    | AA21        | I/O   |
| 2    | IO_L35P_2                                    | AB21        | I/O   |
| 2    | IO_L36N_2/CCLK                               | AA20        | DUAL  |
| 2    | IO_L36P_2/D0/DIN/MISO                        | AB20        | DUAL  |
| 2    | IP_2                                         | P12         | INPUT |
| 2    | IP_2                                         | R10         | INPUT |
| 2    | IP_2                                         | R11         | INPUT |
| 2    | IP_2                                         | R9          | INPUT |
| 2    | IP_2                                         | T13         | INPUT |
| 2    | IP_2                                         | T14         | INPUT |
| 2    | IP_2                                         | T9          | INPUT |
| 2    | IP_2                                         | U10         | INPUT |
| 2    | IP_2                                         | U15         | INPUT |
| 2    | XC3S1400AN: IP_2<br>XC3S700AN: N.C. ♦        | U16         | INPUT |
| 2    | XC3S1400AN: IP_2<br>XC3S700AN: N.C. ♦        | U7          | INPUT |
| 2    | IP_2                                         | U8          | INPUT |
| 2    | IP_2                                         | V7          | INPUT |
| 2    | IP_2/VREF_2                                  | R12         | VREF  |
| 2    | IP_2/VREF_2                                  | R13         | VREF  |
| 2    | IP_2/VREF_2                                  | R14         | VREF  |
| 2    | IP_2/VREF_2                                  | T10         | VREF  |
| 2    | IP_2/VREF_2                                  | T11         | VREF  |
| 2    | IP_2/VREF_2                                  | T15         | VREF  |
| 2    | IP_2/VREF_2                                  | T16         | VREF  |
| 2    | IP_2/VREF_2                                  | T7          | VREF  |
| 2    | XC3S1400AN: IP_2/VREF_2<br>XC3S700AN: N.C. ♦ | T8          | VREF  |
| 2    | IP_2/VREF_2                                  | V8          | VREF  |

Table 78: Spartan-3AN FGG484 Pinout (Cont'd)

| Bank | Pin Name         | FGG484 Ball | Type  |
|------|------------------|-------------|-------|
| 2    | VCCO_2           | AA13        | VCCO  |
| 2    | VCCO_2           | AA18        | VCCO  |
| 2    | VCCO_2           | AA5         | VCCO  |
| 2    | VCCO_2           | AA9         | VCCO  |
| 2    | VCCO_2           | U14         | VCCO  |
| 2    | VCCO_2           | U9          | VCCO  |
| 3    | IO_L01N_3        | D2          | I/O   |
| 3    | IO_L01P_3        | C1          | I/O   |
| 3    | IO_L02N_3        | C2          | I/O   |
| 3    | IO_L02P_3        | B1          | I/O   |
| 3    | IO_L03N_3        | E4          | I/O   |
| 3    | IO_L03P_3        | D3          | I/O   |
| 3    | IO_L05N_3        | G5          | I/O   |
| 3    | IO_L05P_3        | G6          | I/O   |
| 3    | IO_L06N_3        | E1          | I/O   |
| 3    | IO_L06P_3        | D1          | I/O   |
| 3    | IO_L07N_3        | E3          | I/O   |
| 3    | IO_L07P_3        | F4          | I/O   |
| 3    | IO_L08N_3        | G4          | I/O   |
| 3    | IO_L08P_3        | F3          | I/O   |
| 3    | IO_L09N_3        | H6          | I/O   |
| 3    | IO_L09P_3        | H5          | I/O   |
| 3    | IO_L10N_3        | J5          | I/O   |
| 3    | IO_L10P_3        | K6          | I/O   |
| 3    | IO_L12N_3        | F1          | I/O   |
| 3    | IO_L12P_3        | F2          | I/O   |
| 3    | IO_L13N_3        | G1          | I/O   |
| 3    | IO_L13P_3        | G3          | I/O   |
| 3    | IO_L14N_3        | H3          | I/O   |
| 3    | IO_L14P_3        | H4          | I/O   |
| 3    | IO_L16N_3        | H1          | I/O   |
| 3    | IO_L16P_3        | H2          | I/O   |
| 3    | IO_L17N_3/VREF_3 | J1          | VREF  |
| 3    | IO_L17P_3        | J3          | I/O   |
| 3    | IO_L18N_3        | K4          | I/O   |
| 3    | IO_L18P_3        | K5          | I/O   |
| 3    | IO_L20N_3        | K2          | I/O   |
| 3    | IO_L20P_3        | K3          | I/O   |
| 3    | IO_L21N_3/LHCLK1 | L3          | LHCLK |
| 3    | IO_L21P_3/LHCLK0 | L5          | LHCLK |

Table 78: Spartan-3AN FGG484 Pinout (Cont'd)

| Bank | Pin Name               | FGG484 Ball | Type  |
|------|------------------------|-------------|-------|
| 3    | IO_L22N_3/IRDY2/LHCLK3 | L1          | LHCLK |
| 3    | IO_L22P_3/LHCLK2       | K1          | LHCLK |
| 3    | IO_L24N_3/LHCLK5       | M2          | LHCLK |
| 3    | IO_L24P_3/LHCLK4       | M1          | LHCLK |
| 3    | IO_L25N_3/LHCLK7       | M4          | LHCLK |
| 3    | IO_L25P_3/TRDY2/LHCLK6 | M3          | LHCLK |
| 3    | IO_L26N_3              | N3          | I/O   |
| 3    | IO_L26P_3/VREF_3       | N1          | VREF  |
| 3    | IO_L28N_3              | P2          | I/O   |
| 3    | IO_L28P_3              | P1          | I/O   |
| 3    | IO_L29N_3              | P5          | I/O   |
| 3    | IO_L29P_3              | P3          | I/O   |
| 3    | IO_L30N_3              | N4          | I/O   |
| 3    | IO_L30P_3              | M5          | I/O   |
| 3    | IO_L32N_3              | R2          | I/O   |
| 3    | IO_L32P_3              | R1          | I/O   |
| 3    | IO_L33N_3              | R4          | I/O   |
| 3    | IO_L33P_3              | R3          | I/O   |
| 3    | IO_L34N_3              | T4          | I/O   |
| 3    | IO_L34P_3              | R5          | I/O   |
| 3    | IO_L36N_3              | T3          | I/O   |
| 3    | IO_L36P_3/VREF_3       | T1          | VREF  |
| 3    | IO_L37N_3              | U2          | I/O   |
| 3    | IO_L37P_3              | U1          | I/O   |
| 3    | IO_L38N_3              | V3          | I/O   |
| 3    | IO_L38P_3              | V1          | I/O   |
| 3    | IO_L40N_3              | U5          | I/O   |
| 3    | IO_L40P_3              | T5          | I/O   |
| 3    | IO_L41N_3              | U4          | I/O   |
| 3    | IO_L41P_3              | U3          | I/O   |
| 3    | IO_L42N_3              | W2          | I/O   |
| 3    | IO_L42P_3              | W1          | I/O   |
| 3    | IO_L43N_3              | W3          | I/O   |
| 3    | IO_L43P_3              | V4          | I/O   |
| 3    | IO_L44N_3              | Y2          | I/O   |
| 3    | IO_L44P_3              | Y1          | I/O   |
| 3    | IO_L45N_3              | AA2         | I/O   |
| 3    | IO_L45P_3              | AA1         | I/O   |
| 3    | IP_3/VREF_3            | J8          | VREF  |
| 3    | IP_3/VREF_3            | R6          | VREF  |

Table 82: Spartan-3AN FGG676 Pinout (Cont'd)

| Bank   | Pin Name | FGG676 Ball | Type     |
|--------|----------|-------------|----------|
| GND    | GND      | T14         | GND      |
| GND    | GND      | T16         | GND      |
| GND    | GND      | T21         | GND      |
| GND    | GND      | T26         | GND      |
| GND    | GND      | U10         | GND      |
| GND    | GND      | U13         | GND      |
| GND    | GND      | U17         | GND      |
| GND    | GND      | V3          | GND      |
| GND    | GND      | W8          | GND      |
| GND    | GND      | W14         | GND      |
| GND    | GND      | W19         | GND      |
| GND    | GND      | W24         | GND      |
| VCCAUX | SUSPEND  | V20         | PWR MGMT |
| VCCAUX | DONE     | AB21        | CONFIG   |
| VCCAUX | PROG_B   | A2          | CONFIG   |
| VCCAUX | TCK      | A25         | JTAG     |
| VCCAUX | TDI      | G7          | JTAG     |
| VCCAUX | TDO      | E23         | JTAG     |
| VCCAUX | TMS      | D4          | JTAG     |
| VCCAUX | VCCAUX   | AB5         | VCCAUX   |
| VCCAUX | VCCAUX   | AB11        | VCCAUX   |
| VCCAUX | VCCAUX   | AB22        | VCCAUX   |
| VCCAUX | VCCAUX   | E5          | VCCAUX   |
| VCCAUX | VCCAUX   | E16         | VCCAUX   |
| VCCAUX | VCCAUX   | E22         | VCCAUX   |
| VCCAUX | VCCAUX   | J18         | VCCAUX   |
| VCCAUX | VCCAUX   | K13         | VCCAUX   |
| VCCAUX | VCCAUX   | L5          | VCCAUX   |
| VCCAUX | VCCAUX   | N10         | VCCAUX   |
| VCCAUX | VCCAUX   | P17         | VCCAUX   |
| VCCAUX | VCCAUX   | T22         | VCCAUX   |
| VCCAUX | VCCAUX   | U14         | VCCAUX   |
| VCCAUX | VCCAUX   | V9          | VCCAUX   |
| VCCINT | VCCINT   | K15         | VCCINT   |
| VCCINT | VCCINT   | L12         | VCCINT   |
| VCCINT | VCCINT   | L14         | VCCINT   |
| VCCINT | VCCINT   | L16         | VCCINT   |
| VCCINT | VCCINT   | M11         | VCCINT   |
| VCCINT | VCCINT   | M13         | VCCINT   |
| VCCINT | VCCINT   | M15         | VCCINT   |

Table 82: Spartan-3AN FGG676 Pinout (Cont'd)

| Bank   | Pin Name | FGG676 Ball | Type   |
|--------|----------|-------------|--------|
| VCCINT | VCCINT   | M17         | VCCINT |
| VCCINT | VCCINT   | N12         | VCCINT |
| VCCINT | VCCINT   | N13         | VCCINT |
| VCCINT | VCCINT   | N14         | VCCINT |
| VCCINT | VCCINT   | N16         | VCCINT |
| VCCINT | VCCINT   | P11         | VCCINT |
| VCCINT | VCCINT   | P13         | VCCINT |
| VCCINT | VCCINT   | P14         | VCCINT |
| VCCINT | VCCINT   | P15         | VCCINT |
| VCCINT | VCCINT   | R12         | VCCINT |
| VCCINT | VCCINT   | R14         | VCCINT |
| VCCINT | VCCINT   | R16         | VCCINT |
| VCCINT | VCCINT   | T11         | VCCINT |
| VCCINT | VCCINT   | T13         | VCCINT |
| VCCINT | VCCINT   | T15         | VCCINT |
| VCCINT | VCCINT   | U12         | VCCINT |

## User I/Os by Bank

Table 83 indicates how the 502 available user-I/O pins are distributed between the four I/O banks on the FGG676 package. The AWAKE pin is counted as a dual-purpose I/O.

Table 83: User I/Os Per Bank for the XC3S1400AN in the FGG676 Package

| Package Edge | I/O Bank | Maximum I/Os | All Possible I/O Pins by Type |           |           |           |           |
|--------------|----------|--------------|-------------------------------|-----------|-----------|-----------|-----------|
|              |          |              | I/O                           | INPUT     | DUAL      | VREF      | CLK       |
| Top          | 0        | 120          | 82                            | 20        | 1         | 9         | 8         |
| Right        | 1        | 130          | 67                            | 15        | 30        | 10        | 8         |
| Bottom       | 2        | 120          | 67                            | 14        | 21        | 10        | 8         |
| Left         | 3        | 132          | 97                            | 18        | 0         | 9         | 8         |
| <b>Total</b> |          | <b>502</b>   | <b>313</b>                    | <b>67</b> | <b>52</b> | <b>38</b> | <b>32</b> |

## Footprint Migration Differences

The XC3S1400AN is the only Spartan-3AN FPGA offered in the FGG676 package. The XC3S1400AN FPGA is pin compatible with the Spartan-3A XC3S1400A FPGA in the FG(G)676 package, although the Spartan-3A FPGA requires an external configuration source.

| Bank 0              |            |     |       |            |            |            |     |            |       |      |     |     | Bank 1 |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|---------------------|------------|-----|-------|------------|------------|------------|-----|------------|-------|------|-----|-----|--------|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|
| 14                  | 15         | 16  | 17    | 18         | 19         | 20         | 21  | 22         | 23    | 24   | 25  | 26  | A      | B | C | D | E | F | G | H | J | K | L | M | N | P | R | T | U | V | W | Y | A | A | A | B | C | D | E | F |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| I/O L26N_0<br>GCLK7 | I/O L23N_0 | GND | INPUT | I/O L18N_0 | I/O L15N_0 | I/O L14N_0 | GND | I/O L07N_0 | INPUT | N.C. | TCK | GND |        |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Right Half of FGG676  
Package (Top View)

DS557-4\_08\_030911

Figure 24: FGG676 Package Footprint (Top View)