



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f042c4t6
Supplier Device Package	48-LQFP (7x7)
Package / Case	48-LQFP
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 85°C (TA)
Oscillator Type	Internal
Data Converters	A/D 13x12b
Voltage - Supply (Vcc/Vdd)	1.65V ~ 3.6V
RAM Size	6K x 8
EEPROM Size	-
Program Memory Type	FLASH
Program Memory Size	16KB (16K x 8)
Number of I/O	38
Peripherals	DMA, I <sup>2</sup> S, POR, PWM, WDT
Connectivity	CANbus, HDMI-CEC, I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART, USB
Speed	48MHz
Core Size	32-Bit Single-Core
Core Processor	ARM® Cortex®-M0
Product Status	Active

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# Contents

Introd	luction	
Descr	ription .	
Funct	tional o	verview
3.1	ARM <sup>®</sup> -0	Cortex <sup>®</sup> -M0 core
3.2	Memori	es 13
3.3	Boot mo	odes
3.4	Cyclic re	edundancy check calculation unit (CRC)
3.5	Power r	nanagement
	3.5.1	Power supply schemes
	3.5.2	Power supply supervisors14
	3.5.3	Voltage regulator
	3.5.4	Low-power modes
3.6	Clocks a	and startup
3.7	General	I-purpose inputs/outputs (GPIOs) 17
3.8	Direct m	nemory access controller (DMA) 18
3.9	Interrup	ts and events
	3.9.1	Nested vectored interrupt controller (NVIC)
	3.9.2	Extended interrupt/event controller (EXTI)
3.10	Analog-	to-digital converter (ADC) 18
	3.10.1	Temperature sensor
	3.10.2	Internal voltage reference (V <sub>REFINT</sub> )19
	3.10.3	V <sub>BAT</sub> battery voltage monitoring
3.11	Touch s	ensing controller (TSC) 20
3.12	Timers a	and watchdogs 21
	3.12.1	Advanced-control timer (TIM1)
	3.12.2	General-purpose timers (TIM2, 3, 14, 16, 17)
	3.12.3	Independent watchdog (IWDG) 23
	3.12.4	System window watchdog (WWDG)23
	3.12.5	SysTick timer
		ne clock (RTC) and backup registers
3.14	Inter-int	egrated circuit interface (I <sup>2</sup> C) 24
	Desci Funct 3.1 3.2 3.3 3.4 3.5 3.6 3.7 3.8 3.9 3.10 3.10 3.11 3.12	<b>Functional or</b> 3.1       ARM®-0         3.2       Memori         3.2       Memori         3.3       Boot model         3.4       Cyclic re         3.5       Power re         3.5.1       3.5.2         3.5.3       3.5.4         3.6       Clocks at         3.7       Generat         3.8       Direct re         3.9       Interrup         3.9.1       3.9.2         3.10       Analog-         3.10.1       3.10.2         3.10.1       3.10.2         3.10.3       3.11         Touch st       3.12.1         3.12.1       3.12.3         3.12.4       3.12.4         3.12.5       3.13



# 3 Functional overview

*Figure 1* shows the general block diagram of the STM32F042x4/x6 devices.

# 3.1 ARM<sup>®</sup>-Cortex<sup>®</sup>-M0 core

The ARM<sup>®</sup> Cortex<sup>®</sup>-M0 is a generation of ARM 32-bit RISC processors for embedded systems. It has been developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced system response to interrupts.

The ARM<sup>®</sup> Cortex<sup>®</sup>-M0 processors feature exceptional code-efficiency, delivering the high performance expected from an ARM core, with memory sizes usually associated with 8- and 16-bit devices.

The STM32F042x4/x6 devices embed ARM core and are compatible with all ARM tools and software.

## 3.2 Memories

The device has the following features:

- 6 Kbytes of embedded SRAM accessed (read/write) at CPU clock speed with 0 wait states and featuring embedded parity checking with exception generation for fail-critical applications.
- The non-volatile memory is divided into two arrays:
  - 16 to 32 Kbytes of embedded Flash memory for programs and data
  - Option bytes

The option bytes are used to write-protect the memory (with 4 KB granularity) and/or readout-protect the whole memory with the following options:

- Level 0: no readout protection
- Level 1: memory readout protection, the Flash memory cannot be read from or written to if either debug features are connected or boot in RAM is selected
- Level 2: chip readout protection, debug features (Cortex<sup>®</sup>-M0 serial wire) and boot in RAM selection disabled

## 3.3 Boot modes

At startup, the boot pin and boot selector option bits are used to select one of the three boot options:

- boot from User Flash memory
- boot from System Memory
- boot from embedded SRAM

The boot pin is shared with the standard GPIO and can be disabled through the boot selector option bits. The boot loader is located in System Memory. It is used to reprogram the Flash memory by using USART on pins PA14/PA15, or PA9/PA10 or I<sup>2</sup>C on pins PB6/PB7 or through the USB DFU interface.



TIM16 and TIM17 have a complementary output with dead-time generation and independent DMA request generation.

Their counters can be frozen in debug mode.

### 3.12.3 Independent watchdog (IWDG)

The independent watchdog is based on an 8-bit prescaler and 12-bit downcounter with user-defined refresh window. It is clocked from an independent 40 kHz internal RC and as it operates independently from the main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free running timer for application timeout management. It is hardware or software configurable through the option bytes. The counter can be frozen in debug mode.

## 3.12.4 System window watchdog (WWDG)

The system window watchdog is based on a 7-bit downcounter that can be set as free running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the APB clock (PCLK). It has an early warning interrupt capability and the counter can be frozen in debug mode.

## 3.12.5 SysTick timer

This timer is dedicated to real-time operating systems, but could also be used as a standard down counter. It features:

- a 24-bit down counter
- autoreload capability
- maskable system interrupt generation when the counter reaches 0
- programmable clock source (HCLK or HCLK/8)

## 3.13 Real-time clock (RTC) and backup registers

The RTC and the five backup registers are supplied through a switch that takes power either on  $V_{DD}$  supply when present or through the  $V_{BAT}$  pin. The backup registers are five 32-bit registers used to store 20 bytes of user application data when  $V_{DD}$  power is not present. They are not reset by a system or power reset, or at wake up from Standby mode.



with 29-bit identifiers. It has three transmit mailboxes, two receive FIFOs with 3 stages and 14 scalable filter banks.

# 3.19 Universal serial bus (USB)

The STM32F042x4/x6 embeds a full-speed USB device peripheral compliant with the USB specification version 2.0. The internal USB PHY supports USB FS signaling, embedded DP pull-up and also battery charging detection according to Battery Charging Specification Revision 1.2. The USB interface implements a full-speed (12 Mbit/s) function interface with added support for USB 2.0 Link Power Management. It has software-configurable endpoint setting with packet memory up-to 1 KB (the last 256 byte are used for CAN peripheral if enabled) and suspend/resume support. It requires a precise 48 MHz clock which can be generated from the internal main PLL (the clock source must use an HSE crystal oscillator) or by the internal 48 MHz oscillator in automatic trimming mode. The synchronization for this oscillator can be taken from the USB data stream itself (SOF signalization) which allows crystal-less operation.

## 3.20 Clock recovery system (CRS)

The STM32F042x4/x6 embeds a special block which allows automatic trimming of the internal 48 MHz oscillator to guarantee its optimal accuracy over the whole device operational range. This automatic trimming is based on the external synchronization signal, which could be either derived from USB SOF signalization, from LSE oscillator, from an external signal on CRS\_SYNC pin or generated by user software. For faster lock-in during startup it is also possible to combine automatic trimming with manual trimming action.

# 3.21 Serial wire debug port (SW-DP)

An ARM SW-DP interface is provided to allow a serial wire debugging tool to be connected to the MCU.



# 4 Pinouts and pin descriptions





Figure 4. UFQFPN48 package pinout





#### Pinouts and pin descriptions





Figure 7. UFQFPN32 package pinout





1. Pin pair PA11/12 can be remapped in place of pin pair PA9/10 using the SYSCFG\_CFGR1 register.



Bus	Boundary address	Size	Peripheral
	0x4800 1800 - 0x5FFF FFFF	~384 MB	Reserved
	0x4800 1400 - 0x4800 17FF	1 KB	GPIOF
	0x4800 0C00 - 0x4800 13FF	2 KB	Reserved
AHB2	0x4800 0800 - 0x4800 0BFF	1 KB	GPIOC
	0x4800 0400 - 0x4800 07FF	1 KB	GPIOB
	0x4800 0000 - 0x4800 03FF	1 KB	GPIOA
	0x4002 4400 - 0x47FF FFFF	~128 MB	Reserved
	0x4002 4000 - 0x4002 43FF	1 KB	TSC
	0x4002 3400 - 0x4002 3FFF	3 KB	Reserved
	0x4002 3000 - 0x4002 33FF	1 KB	CRC
	0x4002 2400 - 0x4002 2FFF	3 KB	Reserved
AHB1	0x4002 2000 - 0x4002 23FF	1 KB	Flash memory interface
	0x4002 1400 - 0x4002 1FFF	3 KB	Reserved
	0x4002 1000 - 0x4002 13FF	1 KB	RCC
	0x4002 0400 - 0x4002 0FFF	3 KB	Reserved
	0x4002 0000 - 0x4002 03FF	1 KB	DMA
	0x4001 8000 - 0x4001 FFFF	32 KB	Reserved
	0x4001 5C00 - 0x4001 7FFF	9 KB	Reserved
	0x4001 5800 - 0x4001 5BFF	1 KB	DBGMCU
	0x4001 4C00 - 0x4001 57FF	3 KB	Reserved
	0x4001 4800 - 0x4001 4BFF	1 KB	TIM17
	0x4001 4400 - 0x4001 47FF	1 KB	TIM16
	0x4001 3C00 - 0x4001 43FF	2 KB	Reserved
	0x4001 3800 - 0x4001 3BFF	1 KB	USART1
APB	0x4001 3400 - 0x4001 37FF	1 KB	Reserved
	0x4001 3000 - 0x4001 33FF	1 KB	SPI1/I2S1
	0x4001 2C00 - 0x4001 2FFF	1 KB	TIM1
	0x4001 2800 - 0x4001 2BFF	1 KB	Reserved
	0x4001 2400 - 0x4001 27FF	1 KB	ADC
	0x4001 0800 - 0x4001 23FF	7 KB	Reserved
	0x4001 0400 - 0x4001 07FF	1 KB	EXTI
	0x4001 0000 - 0x4001 03FF	1 KB	SYSCFG
	0x4000 8000 - 0x4000 FFFF	32 KB	Reserved



## 6.1.6 Power supply scheme




Figure 13. Power supply scheme

**Caution:** Each power supply pair (V<sub>DD</sub>/V<sub>SS</sub>, V<sub>DDA</sub>/V<sub>SSA</sub> etc.) must be decoupled with filtering ceramic capacitors as shown above. These capacitors must be placed as close as possible to, or below, the appropriate pins on the underside of the PCB to ensure the good functionality of the device.



					V <sub>DDA</sub> = 2.4 V			V <sub>DDA</sub> = 3.6 V					
Symbol	Para- meter	Conditions (1)	fнсlк	Тур	м	ax @ T <sub>A</sub>	(2)	Tun	Max @ T <sub>A</sub> <sup>(2)</sup>			Unit	
					25 °C	85 °C	105 °C	Тур	25 °C	85 °C	105 °C		
		HSI48	48 MHz	309	325	332	342	317	334	338	344		
		HSE	48 MHz	148	167 <sup>(3)</sup>	176	179 <sup>(3)</sup>	161	181 <sup>(3)</sup>	193	197 <sup>(3)</sup>		
Supply current in Run or Sleep mode,	Supply bypass,	32 MHz	102	119	124	126	111	128	135	137			
	Run or	Run or	24 MHz	80	95	99	100	88	102	106	108		
	HSE	8 MHz	2.7	3.7	4.2	4.5	3.5	4.7	5.2	5.5			
I <sub>DDA</sub>	I <sub>DDA</sub> code	code executing		1 MHz	2.7	3.7	4.2	4.2	3.6	4.7	5.2	5.5	μA
	from		48 MHz	220	242	251	254	242	264	275	279		
	Flash HSI clock, memory PLL on or RAM	-	32 MHz	173	193	200	202	191	211	219	221		
		-	24 MHz	151	169	175	177	167	184	191	193		
		HSI clock, PLL off	8 MHz	72	82	85	85	82	92	95	95		

Table 27. Typical and maximum current consumption from the  $V_{\text{DDA}}$  supply

 Current consumption from the V<sub>DDA</sub> supply is independent of whether the digital peripherals are enabled or disabled, being in Run or Sleep mode or executing from Flash memory or RAM. Furthermore, when the PLL is off, I<sub>DDA</sub> is independent from the frequency.

2. Data based on characterization results, not tested in production unless otherwise specified.

3. Data based on characterization results and tested in production (using one common test limit for sum of I<sub>DD</sub> and I<sub>DDA</sub>).



## High-speed internal 48 MHz (HSI48) RC oscillator


Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
f <sub>HSI48</sub>	Frequency	-	-	48	-	MHz
TRIM	HSI48 user-trimming step	-	0.09 <sup>(2)</sup>	0.14	0.2 <sup>(2)</sup>	%
DuCy <sub>(HSI48)</sub>	Duty cycle	-	45 <sup>(2)</sup>	-	55 <sup>(2)</sup>	%
	Accuracy of the HSI48 oscillator (factory calibrated)	$T_A = -40$ to 105 °C	-4.9 <sup>(3)</sup>	-	4.7 <sup>(3)</sup>	%
		$T_A = -10$ to 85 °C	-4.1 <sup>(3)</sup>	-	3.7 <sup>(3)</sup>	%
		T <sub>A</sub> = 0 to 70 °C	-3.8 <sup>(3)</sup>	-	3.4 <sup>(3)</sup>	%
		T <sub>A</sub> = 25 °C	-2.8	-	2.9	%
t <sub>su(HSI48)</sub>	HSI48 oscillator startup time	-	-	-	6 <sup>(2)</sup>	μs
I <sub>DDA(HSI48)</sub>	HSI48 oscillator power consumption	-	-	312	350 <sup>(2)</sup>	μA

### Table 40. HSI48 oscillator characteristics<sup>(1)</sup>

1. V<sub>DDA</sub> = 3.3 V, T<sub>A</sub> = –40 to 105  $^\circ\text{C}$  unless otherwise specified.

2. Guaranteed by design, not tested in production.

3. Data based on characterization results, not tested in production.



#### Figure 21. HSI48 oscillator accuracy characterization results



4





Figure 22. TC and TTa I/O input characteristics

Figure 23. Five volt tolerant (FT and FTf) I/O input characteristics



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>TRIG</sub> <sup>(2)</sup>	External trigger frequency	f <sub>ADC</sub> = 14 MHz, 12-bit resolution	-	-	823	kHz
		12-bit resolution	-	-	17	1/f <sub>ADC</sub>
V <sub>AIN</sub>	Conversion voltage range	-	0	-	V <sub>DDA</sub>	V
R <sub>AIN</sub> <sup>(2)</sup>	External input impedance	See <i>Equation 1</i> and <i>Table 55</i> for details	-	-	50	kΩ
R <sub>ADC</sub> <sup>(2)</sup>	Sampling switch resistance	-	-	-	1	kΩ
C <sub>ADC</sub> <sup>(2)</sup>	Internal sample and hold capacitor	-	-	-	8	pF
t <sub>CAL</sub> <sup>(2)(3)</sup>	Calibration time	f <sub>ADC</sub> = 14 MHz	5.9			μs
<sup>I</sup> CAL` /` /		-	83			1/f <sub>ADC</sub>
	(2)(4) ADC_DR register ready latency	ADC clock = HSI14	1.5 ADC cycles + 2 f <sub>PCLK</sub> cycles	-	1.5 ADC cycles + 3 f <sub>PCLK</sub> cycles	-
W <sub>LATENCY</sub> <sup>(2)(4)</sup>		ADC clock = PCLK/2	-	4.5	-	f <sub>PCLK</sub> cycle
		ADC clock = PCLK/4	-	8.5	-	f <sub>PCLK</sub> cycle
		$f_{ADC} = f_{PCLK}/2 = 14 \text{ MHz}$		0.196		μs
	Trigger conversion latency	f <sub>ADC</sub> = f <sub>PCLK</sub> /2		1/f <sub>PCLK</sub>		
t <sub>latr</sub> (2)		$f_{ADC} = f_{PCLK}/4 = 12 \text{ MHz}$		μs		
		$f_{ADC} = f_{PCLK}/4$	10.5			1/f <sub>PCLK</sub>
		f <sub>ADC</sub> = f <sub>HSI14</sub> = 14 MHz	0.179	-	0.250	μs
Jitter <sub>ADC</sub>	ADC jitter on trigger conversion	f <sub>ADC</sub> = f <sub>HSI14</sub>	-	1	-	1/f <sub>HSI14</sub>
ts <sup>(2)</sup>	Sampling time	f <sub>ADC</sub> = 14 MHz	0.107	-	17.1	μs
0		-	1.5	-	239.5	1/f <sub>ADC</sub>
t <sub>STAB</sub> <sup>(2)</sup>	Stabilization time	-		14		1/f <sub>ADC</sub>
	Total conversion time	f <sub>ADC</sub> = 14 MHz, 12-bit resolution	1	-	18	μs
t <sub>CONV</sub> <sup>(2)</sup>	(including sampling time)	12-bit resolution	14 to 252 (t <sub>S</sub> fo successive ap			1/f <sub>ADC</sub>

 Table 54. ADC characteristics (continued)


1. During conversion of the sampled value (12.5 x ADC clock period), an additional consumption of 100  $\mu$ A on I<sub>DDA</sub> and 60  $\mu$ A on I<sub>DD</sub> should be taken into account.

2. Guaranteed by design, not tested in production.

3. Specified value includes only ADC timing. It does not include the latency of the register access.

4. This parameter specify latency for transfer of the conversion result to the ADC\_DR register. EOC flag is set at this time.





## Figure 32. I<sup>2</sup>S master timing diagram (Philips protocol)

- 1. Data based on characterization results, not tested in production.
- 2. LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.



#### **USB** characteristics

The STM32F042x4/x6 USB interface is fully compliant with the USB specification version 2.0 and is USB-IF certified (for Full-speed device operation).

Symbol	Parameter	Conditions	Min.	Тур	Max.	Unit
V <sub>DDIO2</sub>	USB transceiver operating voltage	-	3.0 <sup>(1)</sup>	-	3.6	V
t <sub>STARTUP</sub> <sup>(2)</sup>	USB transceiver startup time	-	-	-	1.0	μs
R <sub>PUI</sub>	Embedded USB_DP pull-up value during idle	-	1.1	1.26	1.5	kΩ
R <sub>PUR</sub>	Embedded USB_DP pull-up value during reception	-	2.0	2.26	2.6	K32
Z <sub>DRV</sub> <sup>(2)</sup>	Output driver impedance <sup>(3)</sup>	Driving high and low	28	40	44	Ω

Table 65. USB electrical characterist	ics
---------------------------------------	-----

1. The STM32F042x4/x6 USB functionality is ensured down to 2.7 V but not the full USB electrical characteristics which are degraded in the 2.7-to-3.0 V voltage range.

2. Guaranteed by design, not tested in production.

3. No external termination series resistors are required on USB\_DP (D+) and USB\_DM (D-); the matching impedance is already included in the embedded driver.

### CAN (controller area network) interface

Refer to Section 6.3.14: I/O port characteristics for more details on the input/output alternate function characteristics (CAN\_TX and CAN\_RX).



# 7 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK<sup>®</sup> is an ST trademark.

## 7.1 LQFP48 package information

LQFP48 is a 48-pin, 7 x 7 mm low-profile quad flat package.




Figure 33. LQFP48 package outline


1. Drawing is not to scale.




### **Device marking**

The following figure gives an example of topside marking orientation versus ball A1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.






 Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering Samples to run qualification activity.



#### **Device marking**

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.






 Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering Samples to run qualification activity.

# 7.5 UFQFPN32 package information

UFQFPN32 is a 32-pin, 5x5 mm, 0.5 mm pitch ultra-thin fine-pitch quad flat package.



1. Values in inches are converted from mm and rounded to 4 decimal digits.






1. Dimensions are expressed in millimeters.



#### **Device marking**

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.



#### Figure 50. UFQFPN28 package marking example

 Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering Samples to run qualification activity.



Each temperature range suffix corresponds to a specific guaranteed ambient temperature at maximum dissipation and, to a specific maximum junction temperature.

As applications do not commonly use the STM32F042x4/x6 at maximum dissipation, it is useful to calculate the exact power consumption and junction temperature to determine which temperature range will be best suited to the application.

The following examples show how to calculate the temperature range needed for a given application.

