



Welcome to [E-XFL.COM](https://www.e-xfl.com)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Active |
| Core Processor | ARM® Cortex®-M0 |
| Core Size | 32-Bit Single-Core |
| Speed | 48MHz |
| Connectivity | CANbus, HDMI-CEC, I ² C, IrDA, LINbus, SPI, UART/USART, USB |
| Peripherals | DMA, I ² S, POR, PWM, WDT |
| Number of I/O | 38 |
| Program Memory Size | 16KB (16K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 6K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.65V ~ 3.6V |
| Data Converters | A/D 13x12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 48-LQFP |
| Supplier Device Package | 48-LQFP (7x7) |
| Purchase URL | https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f042c4t6 |

Contents

| | | |
|----------|---|-----------|
| 1 | Introduction | 9 |
| 2 | Description | 10 |
| 3 | Functional overview | 13 |
| 3.1 | ARM®-Cortex®-M0 core | 13 |
| 3.2 | Memories | 13 |
| 3.3 | Boot modes | 13 |
| 3.4 | Cyclic redundancy check calculation unit (CRC) | 14 |
| 3.5 | Power management | 14 |
| 3.5.1 | Power supply schemes | 14 |
| 3.5.2 | Power supply supervisors | 14 |
| 3.5.3 | Voltage regulator | 15 |
| 3.5.4 | Low-power modes | 15 |
| 3.6 | Clocks and startup | 16 |
| 3.7 | General-purpose inputs/outputs (GPIOs) | 17 |
| 3.8 | Direct memory access controller (DMA) | 18 |
| 3.9 | Interrupts and events | 18 |
| 3.9.1 | Nested vectored interrupt controller (NVIC) | 18 |
| 3.9.2 | Extended interrupt/event controller (EXTI) | 18 |
| 3.10 | Analog-to-digital converter (ADC) | 18 |
| 3.10.1 | Temperature sensor | 19 |
| 3.10.2 | Internal voltage reference (V_{REFINT}) | 19 |
| 3.10.3 | V_{BAT} battery voltage monitoring | 20 |
| 3.11 | Touch sensing controller (TSC) | 20 |
| 3.12 | Timers and watchdogs | 21 |
| 3.12.1 | Advanced-control timer (TIM1) | 21 |
| 3.12.2 | General-purpose timers (TIM2, 3, 14, 16, 17) | 22 |
| 3.12.3 | Independent watchdog (IWDG) | 23 |
| 3.12.4 | System window watchdog (WWDG) | 23 |
| 3.12.5 | SysTick timer | 23 |
| 3.13 | Real-time clock (RTC) and backup registers | 23 |
| 3.14 | Inter-integrated circuit interface (I ² C) | 24 |

3 Functional overview

Figure 1 shows the general block diagram of the STM32F042x4/x6 devices.

3.1 ARM[®]-Cortex[®]-M0 core

The ARM[®] Cortex[®]-M0 is a generation of ARM 32-bit RISC processors for embedded systems. It has been developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced system response to interrupts.

The ARM[®] Cortex[®]-M0 processors feature exceptional code-efficiency, delivering the high performance expected from an ARM core, with memory sizes usually associated with 8- and 16-bit devices.

The STM32F042x4/x6 devices embed ARM core and are compatible with all ARM tools and software.

3.2 Memories

The device has the following features:

- 6 Kbytes of embedded SRAM accessed (read/write) at CPU clock speed with 0 wait states and featuring embedded parity checking with exception generation for fail-critical applications.
- The non-volatile memory is divided into two arrays:
 - 16 to 32 Kbytes of embedded Flash memory for programs and data
 - Option bytes

The option bytes are used to write-protect the memory (with 4 KB granularity) and/or readout-protect the whole memory with the following options:

- Level 0: no readout protection
- Level 1: memory readout protection, the Flash memory cannot be read from or written to if either debug features are connected or boot in RAM is selected
- Level 2: chip readout protection, debug features (Cortex[®]-M0 serial wire) and boot in RAM selection disabled

3.3 Boot modes

At startup, the boot pin and boot selector option bits are used to select one of the three boot options:

- boot from User Flash memory
- boot from System Memory
- boot from embedded SRAM

The boot pin is shared with the standard GPIO and can be disabled through the boot selector option bits. The boot loader is located in System Memory. It is used to reprogram the Flash memory by using USART on pins PA14/PA15, or PA9/PA10 or I²C on pins PB6/PB7 or through the USB DFU interface.

TIM16 and TIM17 have a complementary output with dead-time generation and independent DMA request generation.

Their counters can be frozen in debug mode.

3.12.3 Independent watchdog (IWDG)

The independent watchdog is based on an 8-bit prescaler and 12-bit downcounter with user-defined refresh window. It is clocked from an independent 40 kHz internal RC and as it operates independently from the main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free running timer for application timeout management. It is hardware or software configurable through the option bytes. The counter can be frozen in debug mode.

3.12.4 System window watchdog (WWDG)

The system window watchdog is based on a 7-bit downcounter that can be set as free running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the APB clock (PCLK). It has an early warning interrupt capability and the counter can be frozen in debug mode.

3.12.5 SysTick timer

This timer is dedicated to real-time operating systems, but could also be used as a standard down counter. It features:

- a 24-bit down counter
- autoreload capability
- maskable system interrupt generation when the counter reaches 0
- programmable clock source (HCLK or HCLK/8)

3.13 Real-time clock (RTC) and backup registers

The RTC and the five backup registers are supplied through a switch that takes power either on V_{DD} supply when present or through the V_{BAT} pin. The backup registers are five 32-bit registers used to store 20 bytes of user application data when V_{DD} power is not present. They are not reset by a system or power reset, or at wake up from Standby mode.

with 29-bit identifiers. It has three transmit mailboxes, two receive FIFOs with 3 stages and 14 scalable filter banks.

3.19 Universal serial bus (USB)

The STM32F042x4/x6 embeds a full-speed USB device peripheral compliant with the USB specification version 2.0. The internal USB PHY supports USB FS signaling, embedded DP pull-up and also battery charging detection according to Battery Charging Specification Revision 1.2. The USB interface implements a full-speed (12 Mbit/s) function interface with added support for USB 2.0 Link Power Management. It has software-configurable endpoint setting with packet memory up-to 1 KB (the last 256 byte are used for CAN peripheral if enabled) and suspend/resume support. It requires a precise 48 MHz clock which can be generated from the internal main PLL (the clock source must use an HSE crystal oscillator) or by the internal 48 MHz oscillator in automatic trimming mode. The synchronization for this oscillator can be taken from the USB data stream itself (SOF signalization) which allows crystal-less operation.

3.20 Clock recovery system (CRS)

The STM32F042x4/x6 embeds a special block which allows automatic trimming of the internal 48 MHz oscillator to guarantee its optimal accuracy over the whole device operational range. This automatic trimming is based on the external synchronization signal, which could be either derived from USB SOF signalization, from LSE oscillator, from an external signal on CRS_SYNC pin or generated by user software. For faster lock-in during startup it is also possible to combine automatic trimming with manual trimming action.

3.21 Serial wire debug port (SW-DP)

An ARM SW-DP interface is provided to allow a serial wire debugging tool to be connected to the MCU.

4 Pinouts and pin descriptions

Figure 3. LQFP48 package pinout




Figure 4. UFQFPN48 package pinout




Figure 7. UFQFPN32 package pinout





Figure 8. UFQFPN28 package




1. Pin pair PA11/12 can be remapped in place of pin pair PA9/10 using the SYSCFG_CFGR1 register.

Table 17. STM32F042x4/x6 peripheral register boundary addresses

| Bus | Boundary address | Size | Peripheral |
|------|---------------------------|---------|------------------------|
| | 0x4800 1800 - 0x5FFF FFFF | ~384 MB | Reserved |
| AHB2 | 0x4800 1400 - 0x4800 17FF | 1 KB | GPIOF |
| | 0x4800 0C00 - 0x4800 13FF | 2 KB | Reserved |
| | 0x4800 0800 - 0x4800 0BFF | 1 KB | GPIOC |
| | 0x4800 0400 - 0x4800 07FF | 1 KB | GPIOB |
| | 0x4800 0000 - 0x4800 03FF | 1 KB | GPIOA |
| | 0x4002 4400 - 0x47FF FFFF | ~128 MB | Reserved |
| AHB1 | 0x4002 4000 - 0x4002 43FF | 1 KB | TSC |
| | 0x4002 3400 - 0x4002 3FFF | 3 KB | Reserved |
| | 0x4002 3000 - 0x4002 33FF | 1 KB | CRC |
| | 0x4002 2400 - 0x4002 2FFF | 3 KB | Reserved |
| | 0x4002 2000 - 0x4002 23FF | 1 KB | Flash memory interface |
| | 0x4002 1400 - 0x4002 1FFF | 3 KB | Reserved |
| | 0x4002 1000 - 0x4002 13FF | 1 KB | RCC |
| | 0x4002 0400 - 0x4002 0FFF | 3 KB | Reserved |
| | 0x4002 0000 - 0x4002 03FF | 1 KB | DMA |
| | 0x4001 8000 - 0x4001 FFFF | 32 KB | Reserved |
| APB | 0x4001 5C00 - 0x4001 7FFF | 9 KB | Reserved |
| | 0x4001 5800 - 0x4001 5BFF | 1 KB | DBGMCU |
| | 0x4001 4C00 - 0x4001 57FF | 3 KB | Reserved |
| | 0x4001 4800 - 0x4001 4BFF | 1 KB | TIM17 |
| | 0x4001 4400 - 0x4001 47FF | 1 KB | TIM16 |
| | 0x4001 3C00 - 0x4001 43FF | 2 KB | Reserved |
| | 0x4001 3800 - 0x4001 3BFF | 1 KB | USART1 |
| | 0x4001 3400 - 0x4001 37FF | 1 KB | Reserved |
| | 0x4001 3000 - 0x4001 33FF | 1 KB | SPI1/I2S1 |
| | 0x4001 2C00 - 0x4001 2FFF | 1 KB | TIM1 |
| | 0x4001 2800 - 0x4001 2BFF | 1 KB | Reserved |
| | 0x4001 2400 - 0x4001 27FF | 1 KB | ADC |
| | 0x4001 0800 - 0x4001 23FF | 7 KB | Reserved |
| | 0x4001 0400 - 0x4001 07FF | 1 KB | EXTI |
| | 0x4001 0000 - 0x4001 03FF | 1 KB | SYSCFG |
| | 0x4000 8000 - 0x4000 FFFF | 32 KB | Reserved |

6.1.6 Power supply scheme

Figure 13. Power supply scheme



Caution: Each power supply pair (V_{DD}/V_{SS} , V_{DDA}/V_{SSA} etc.) must be decoupled with filtering ceramic capacitors as shown above. These capacitors must be placed as close as possible to, or below, the appropriate pins on the underside of the PCB to ensure the good functionality of the device.

Table 27. Typical and maximum current consumption from the V_{DDA} supply

| Symbol | Para- meter | Conditions (1) | f _{HCLK} | V _{DDA} = 2.4 V | | | | V _{DDA} = 3.6 V | | | | Unit |
|------------------|--|---------------------------|-------------------|--------------------------|--------------------------|-------|--------------------|--------------------------|--------------------------|-------|--------------------|------|
| | | | | Typ | Max @ T _A (2) | | | Typ | Max @ T _A (2) | | | |
| | | | | | 25 °C | 85 °C | 105 °C | | 25 °C | 85 °C | 105 °C | |
| I _{DDA} | Supply current in Run or Sleep mode, code executing from Flash memory or RAM | HSI48 | 48 MHz | 309 | 325 | 332 | 342 | 317 | 334 | 338 | 344 | μA |
| | | HSE bypass, PLL on | 48 MHz | 148 | 167 ⁽³⁾ | 176 | 179 ⁽³⁾ | 161 | 181 ⁽³⁾ | 193 | 197 ⁽³⁾ | |
| | | | 32 MHz | 102 | 119 | 124 | 126 | 111 | 128 | 135 | 137 | |
| | | | 24 MHz | 80 | 95 | 99 | 100 | 88 | 102 | 106 | 108 | |
| | | HSE bypass, PLL off | 8 MHz | 2.7 | 3.7 | 4.2 | 4.5 | 3.5 | 4.7 | 5.2 | 5.5 | |
| | | | 1 MHz | 2.7 | 3.7 | 4.2 | 4.2 | 3.6 | 4.7 | 5.2 | 5.5 | |
| | | HSI clock, PLL on | 48 MHz | 220 | 242 | 251 | 254 | 242 | 264 | 275 | 279 | |
| | | | 32 MHz | 173 | 193 | 200 | 202 | 191 | 211 | 219 | 221 | |
| | | | 24 MHz | 151 | 169 | 175 | 177 | 167 | 184 | 191 | 193 | |
| | | HSI clock, PLL off | 8 MHz | 72 | 82 | 85 | 85 | 82 | 92 | 95 | 95 | |

1. Current consumption from the V_{DDA} supply is independent of whether the digital peripherals are enabled or disabled, being in Run or Sleep mode or executing from Flash memory or RAM. Furthermore, when the PLL is off, I_{DDA} is independent from the frequency.
2. Data based on characterization results, not tested in production unless otherwise specified.
3. Data based on characterization results and tested in production (using one common test limit for sum of I_{DD} and I_{DDA}).

High-speed internal 48 MHz (HSI48) RC oscillator

Table 40. HSI48 oscillator characteristics⁽¹⁾

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|-------------------------|---|--|---------------------|------|--------------------|---------------|
| f_{HSI48} | Frequency | - | - | 48 | - | MHz |
| TRIM | HSI48 user-trimming step | - | 0.09 ⁽²⁾ | 0.14 | 0.2 ⁽²⁾ | % |
| DuCy _(HSI48) | Duty cycle | - | 45 ⁽²⁾ | - | 55 ⁽²⁾ | % |
| ACC _{HSI48} | Accuracy of the HSI48 oscillator (factory calibrated) | $T_A = -40$ to $105\text{ }^{\circ}\text{C}$ | -4.9 ⁽³⁾ | - | 4.7 ⁽³⁾ | % |
| | | $T_A = -10$ to $85\text{ }^{\circ}\text{C}$ | -4.1 ⁽³⁾ | - | 3.7 ⁽³⁾ | % |
| | | $T_A = 0$ to $70\text{ }^{\circ}\text{C}$ | -3.8 ⁽³⁾ | - | 3.4 ⁽³⁾ | % |
| | | $T_A = 25\text{ }^{\circ}\text{C}$ | -2.8 | - | 2.9 | % |
| $t_{\text{su(HSI48)}}$ | HSI48 oscillator startup time | - | - | - | 6 ⁽²⁾ | μs |
| $I_{\text{DDA(HSI48)}}$ | HSI48 oscillator power consumption | - | - | 312 | 350 ⁽²⁾ | μA |

1. $V_{\text{DDA}} = 3.3\text{ V}$, $T_A = -40$ to $105\text{ }^{\circ}\text{C}$ unless otherwise specified.
2. Guaranteed by design, not tested in production.
3. Data based on characterization results, not tested in production.

Figure 21. HSI48 oscillator accuracy characterization results




Figure 22. TC and TTa I/O input characteristics




Figure 23. Five volt tolerant (FT and FTf) I/O input characteristics





Table 54. ADC characteristics (continued)

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|-------------------------------|---|--|--|-----|--|-------------------------|
| $f_{\text{TRIG}}^{(2)}$ | External trigger frequency | $f_{\text{ADC}} = 14 \text{ MHz}$, 12-bit resolution | - | - | 823 | kHz |
| | | 12-bit resolution | - | - | 17 | $1/f_{\text{ADC}}$ |
| V_{AIN} | Conversion voltage range | - | 0 | - | V_{DDA} | V |
| $R_{\text{AIN}}^{(2)}$ | External input impedance | See Equation 1 and Table 55 for details | - | - | 50 | k Ω |
| $R_{\text{ADC}}^{(2)}$ | Sampling switch resistance | - | - | - | 1 | k Ω |
| $C_{\text{ADC}}^{(2)}$ | Internal sample and hold capacitor | - | - | - | 8 | pF |
| $t_{\text{CAL}}^{(2)(3)}$ | Calibration time | $f_{\text{ADC}} = 14 \text{ MHz}$ | 5.9 | | | μs |
| | | - | 83 | | | $1/f_{\text{ADC}}$ |
| $W_{\text{LATENCY}}^{(2)(4)}$ | ADC_DR register ready latency | ADC clock = HSI14 | 1.5 ADC cycles + 2 f_{PCLK} cycles | - | 1.5 ADC cycles + 3 f_{PCLK} cycles | - |
| | | ADC clock = PCLK/2 | - | 4.5 | - | f_{PCLK} cycle |
| | | ADC clock = PCLK/4 | - | 8.5 | - | f_{PCLK} cycle |
| $t_{\text{latr}}^{(2)}$ | Trigger conversion latency | $f_{\text{ADC}} = f_{\text{PCLK}}/2 = 14 \text{ MHz}$ | 0.196 | | | μs |
| | | $f_{\text{ADC}} = f_{\text{PCLK}}/2$ | 5.5 | | | $1/f_{\text{PCLK}}$ |
| | | $f_{\text{ADC}} = f_{\text{PCLK}}/4 = 12 \text{ MHz}$ | 0.219 | | | μs |
| | | $f_{\text{ADC}} = f_{\text{PCLK}}/4$ | 10.5 | | | $1/f_{\text{PCLK}}$ |
| | | $f_{\text{ADC}} = f_{\text{HSI14}} = 14 \text{ MHz}$ | 0.179 | - | 0.250 | μs |
| Jitter _{ADC} | ADC jitter on trigger conversion | $f_{\text{ADC}} = f_{\text{HSI14}}$ | - | 1 | - | $1/f_{\text{HSI14}}$ |
| $t_{\text{S}}^{(2)}$ | Sampling time | $f_{\text{ADC}} = 14 \text{ MHz}$ | 0.107 | - | 17.1 | μs |
| | | - | 1.5 | - | 239.5 | $1/f_{\text{ADC}}$ |
| $t_{\text{STAB}}^{(2)}$ | Stabilization time | - | 14 | | | $1/f_{\text{ADC}}$ |
| $t_{\text{CONV}}^{(2)}$ | Total conversion time (including sampling time) | $f_{\text{ADC}} = 14 \text{ MHz}$, 12-bit resolution | 1 | - | 18 | μs |
| | | 12-bit resolution | 14 to 252 (t_{S} for sampling + 12.5 for successive approximation) | | | $1/f_{\text{ADC}}$ |

1. During conversion of the sampled value (12.5 x ADC clock period), an additional consumption of 100 μA on I_{DDA} and 60 μA on I_{DD} should be taken into account.
2. Guaranteed by design, not tested in production.
3. Specified value includes only ADC timing. It does not include the latency of the register access.
4. This parameter specify latency for transfer of the conversion result to the ADC_DR register. EOC flag is set at this time.

Figure 32. I²S master timing diagram (Philips protocol)

1. Data based on characterization results, not tested in production.
2. LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.

USB characteristics

The STM32F042x4/x6 USB interface is fully compliant with the USB specification version 2.0 and is USB-IF certified (for Full-speed device operation).

Table 65. USB electrical characteristics

| Symbol | Parameter | Conditions | Min. | Typ | Max. | Unit |
|---------------------|--|----------------------|--------------------|------|------|------|
| V_{DDIO2} | USB transceiver operating voltage | - | 3.0 ⁽¹⁾ | - | 3.6 | V |
| $t_{STARTUP}^{(2)}$ | USB transceiver startup time | - | - | - | 1.0 | μs |
| R_{PUI} | Embedded USB_DP pull-up value during idle | - | 1.1 | 1.26 | 1.5 | kΩ |
| R_{PUR} | Embedded USB_DP pull-up value during reception | - | 2.0 | 2.26 | 2.6 | |
| $Z_{DRV}^{(2)}$ | Output driver impedance ⁽³⁾ | Driving high and low | 28 | 40 | 44 | Ω |

1. The STM32F042x4/x6 USB functionality is ensured down to 2.7 V but not the full USB electrical characteristics which are degraded in the 2.7-to-3.0 V voltage range.
2. Guaranteed by design, not tested in production.
3. No external termination series resistors are required on USB_DP (D+) and USB_DM (D-); the matching impedance is already included in the embedded driver.

CAN (controller area network) interface

Refer to [Section 6.3.14: I/O port characteristics](#) for more details on the input/output alternate function characteristics (CAN_TX and CAN_RX).


7 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

7.1 LQFP48 package information

LQFP48 is a 48-pin, 7 x 7 mm low-profile quad flat package.

Figure 33. LQFP48 package outline




1. Drawing is not to scale.

Device marking

The following figure gives an example of topside marking orientation versus ball A1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.

Figure 41. WLCSP36 package marking example




1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering Samples to run qualification activity.

Device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.

Figure 44. LQFP32 package marking example




1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering Samples to run qualification activity.

7.5 UFQFPN32 package information

UFQFPN32 is a 32-pin, 5x5 mm, 0.5 mm pitch ultra-thin fine-pitch quad flat package.

- Figure 49. Recommended footprint for UFQFPN28 package**




Device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.

Figure 50. UFQFPN28 package marking example



1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering Samples to run qualification activity.

Each temperature range suffix corresponds to a specific guaranteed ambient temperature at maximum dissipation and, to a specific maximum junction temperature.

As applications do not commonly use the STM32F042x4/x6 at maximum dissipation, it is useful to calculate the exact power consumption and junction temperature to determine which temperature range will be best suited to the application.

The following examples show how to calculate the temperature range needed for a given application.