

Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Active
Core Processor	ARM® Cortex®-M0
Core Size	32-Bit Single-Core
Speed	48MHz
Connectivity	CANbus, HDMI-CEC, I²C, IrDA, LINbus, SPI, UART/USART, USB
Peripherals	DMA, I²S, POR, PWM, WDT
Number of I/O	24
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	6K x 8
Voltage - Supply (Vcc/Vdd)	1.65V ~ 3.6V
Data Converters	A/D 13x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-UFQFN
Supplier Device Package	28-UFQFPN (4x4)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f042g4u6">https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f042g4u6</a>

6.3.13	I/O current injection characteristics .....	71
6.3.14	I/O port characteristics .....	72
6.3.15	NRST pin characteristics .....	77
6.3.16	12-bit ADC characteristics .....	78
6.3.17	Temperature sensor characteristics .....	82
6.3.18	$V_{BAT}$ monitoring characteristics .....	82
6.3.19	Timer characteristics .....	82
6.3.20	Communication interfaces .....	83
<b>7</b>	<b>Package information .....</b>	<b>90</b>
7.1	LQFP48 package information .....	90
7.2	UFQFPN48 package information .....	93
7.3	WLCSP36 package information .....	96
7.4	LQFP32 package information .....	99
7.5	UFQFPN32 package information .....	101
7.6	UFQFPN28 package information .....	105
7.7	TSSOP20 package information .....	108
7.8	Thermal characteristics .....	111
7.8.1	Reference document .....	111
7.8.2	Selecting the product temperature range .....	111
<b>8</b>	<b>Ordering information .....</b>	<b>113</b>
<b>9</b>	<b>Revision history .....</b>	<b>114</b>

## List of figures

Figure 1.	Block diagram . . . . .	12
Figure 2.	Clock tree . . . . .	17
Figure 3.	LQFP48 package pinout . . . . .	28
Figure 4.	UFQFPN48 package pinout . . . . .	28
Figure 5.	WLCSP36 package pinout . . . . .	29
Figure 6.	LQFP32 package pinout . . . . .	29
Figure 7.	UFQFPN32 package pinout . . . . .	30
Figure 8.	UFQFPN28 package . . . . .	30
Figure 9.	TSSOP20 package . . . . .	31
Figure 10.	STM32F042x6 memory map . . . . .	39
Figure 11.	Pin loading conditions . . . . .	42
Figure 12.	Pin input voltage . . . . .	42
Figure 13.	Power supply scheme . . . . .	43
Figure 14.	Current consumption measurement scheme . . . . .	44
Figure 15.	High-speed external clock source AC timing diagram . . . . .	61
Figure 16.	Low-speed external clock source AC timing diagram . . . . .	61
Figure 17.	Typical application with an 8 MHz crystal . . . . .	63
Figure 18.	Typical application with a 32.768 kHz crystal . . . . .	64
Figure 19.	HSI oscillator accuracy characterization results for soldered parts . . . . .	65
Figure 20.	HSI14 oscillator accuracy characterization results . . . . .	66
Figure 21.	HSI48 oscillator accuracy characterization results . . . . .	67
Figure 22.	TC and TT <sub>a</sub> I/O input characteristics . . . . .	74
Figure 23.	Five volt tolerant (FT and FT <sub>f</sub> ) I/O input characteristics . . . . .	74
Figure 24.	I/O AC characteristics definition . . . . .	77
Figure 25.	Recommended NRST pin protection . . . . .	78
Figure 26.	ADC accuracy characteristics . . . . .	81
Figure 27.	Typical connection diagram using the ADC . . . . .	81
Figure 28.	SPI timing diagram - slave mode and CPHA = 0 . . . . .	85
Figure 29.	SPI timing diagram - slave mode and CPHA = 1 . . . . .	85
Figure 30.	SPI timing diagram - master mode . . . . .	86
Figure 31.	I <sup>2</sup> S slave timing diagram (Philips protocol) . . . . .	87
Figure 32.	I <sup>2</sup> S master timing diagram (Philips protocol) . . . . .	88
Figure 33.	LQFP48 package outline . . . . .	90
Figure 34.	Recommended footprint for LQFP48 package . . . . .	91
Figure 35.	LQFP48 package marking example . . . . .	92
Figure 36.	UFQFPN48 package outline . . . . .	93
Figure 37.	Recommended footprint for UFQFPN48 package . . . . .	94
Figure 38.	UFQFPN48 package marking example . . . . .	95
Figure 39.	WLCSP36 package outline . . . . .	96
Figure 40.	Recommended pad footprint for WLCSP36 package . . . . .	97
Figure 41.	WLCSP36 package marking example . . . . .	98
Figure 42.	LQFP32 package outline . . . . .	99
Figure 43.	Recommended footprint for LQFP32 package . . . . .	100
Figure 44.	LQFP32 package marking example . . . . .	101
Figure 45.	UFQFPN32 package outline . . . . .	102
Figure 46.	Recommended footprint for UFQFPN32 package . . . . .	103
Figure 47.	UFQFPN32 package marking example . . . . .	104
Figure 48.	UFQFPN28 package outline . . . . .	105

**Table 6. No. of capacitive sensing channels available on STM32F042x devices**

Analog I/O group	Number of capacitive sensing channels				
	STM32F042Cx LQPF48 UQFPN48	STM32F042Tx WLCSP36	STM32F042Kx LQFP32 UQFPN32	STM32F042Gx UQFPN28	STM32F042Fx TSSOP20
G1	3	3	3	3	3
G2	3	3	3	3	3
G3	2	2	1 2	1	0
G4	3	3	3	1	1
G5	3	3	3	3	0
Number of capacitive sensing channels	14	14	13 14	11	7

### 3.12 Timers and watchdogs

The STM32F042x4/x6 devices include up to five general-purpose timers and an advanced control timer.

*Table 7* compares the features of the different timers.

**Table 7. Timer feature comparison**

Timer type	Timer	Counter resolution	Counter type	Prescaler factor	DMA request generation	Capture/compare channels	Complementary outputs
Advanced control	TIM1	16-bit	Up, down, up/down	integer from 1 to 65536	Yes	4	3
General purpose	TIM2	32-bit	Up, down, up/down	integer from 1 to 65536	Yes	4	-
	TIM3	16-bit	Up, down, up/down	integer from 1 to 65536	Yes	4	-
	TIM14	16-bit	Up	integer from 1 to 65536	No	1	-
	TIM16 TIM17	16-bit	Up	integer from 1 to 65536	Yes	1	1

#### 3.12.1 Advanced-control timer (TIM1)

The advanced-control timer (TIM1) can be seen as a three-phase PWM multiplexed on six channels. It has complementary PWM outputs with programmable inserted dead times. It

with 29-bit identifiers. It has three transmit mailboxes, two receive FIFOs with 3 stages and 14 scalable filter banks.

### 3.19 Universal serial bus (USB)

The STM32F042x4/x6 embeds a full-speed USB device peripheral compliant with the USB specification version 2.0. The internal USB PHY supports USB FS signaling, embedded DP pull-up and also battery charging detection according to Battery Charging Specification Revision 1.2. The USB interface implements a full-speed (12 Mbit/s) function interface with added support for USB 2.0 Link Power Management. It has software-configurable endpoint setting with packet memory up-to 1 KB (the last 256 byte are used for CAN peripheral if enabled) and suspend/resume support. It requires a precise 48 MHz clock which can be generated from the internal main PLL (the clock source must use an HSE crystal oscillator) or by the internal 48 MHz oscillator in automatic trimming mode. The synchronization for this oscillator can be taken from the USB data stream itself (SOF signalization) which allows crystal-less operation.


### 3.20 Clock recovery system (CRS)

The STM32F042x4/x6 embeds a special block which allows automatic trimming of the internal 48 MHz oscillator to guarantee its optimal accuracy over the whole device operational range. This automatic trimming is based on the external synchronization signal, which could be either derived from USB SOF signalization, from LSE oscillator, from an external signal on CRS\_SYNC pin or generated by user software. For faster lock-in during startup it is also possible to combine automatic trimming with manual trimming action.

### 3.21 Serial wire debug port (SW-DP)

An ARM SW-DP interface is provided to allow a serial wire debugging tool to be connected to the MCU.

Figure 9. TSSOP20 package



1. Pin pair PA11/12 can be remapped in place of pin pair PA9/10 using the SYSCFG\_CFGR1 register.

Table 12. Legend/abbreviations used in the pinout table

Name	Abbreviation	Definition
Pin name	Unless otherwise specified in brackets below the pin name, the pin function during and after reset is the same as the actual pin name	
Pin type	S	Supply pin
	I/O	Input / output pin
I/O structure	FT	5 V-tolerant I/O
	FTf	5 V-tolerant I/O, FM+ capable
	TTa	3.3 V-tolerant I/O directly connected to ADC
	TC	Standard 3.3 V I/O
	RST	Bidirectional reset pin with embedded weak pull-up resistor
Notes	Unless otherwise specified by a note, all I/Os are set as floating inputs during and after reset.	
Pin functions	Alternate functions	Functions selected through GPIOx_AFR registers
	Additional functions	Functions directly selected/enabled through peripheral registers

Table 13. STM32F042x pin definitions

LQFP48/UFQFPN48	Pin numbers						Pin name (function upon reset)	Pin type	I/O structure	Notes	Pin functions	
	WL CSP36	LQFP32	UFQFPN32	UFQFPN28	TSSOP20						Alternate function	Additional functions
1	-	-	-	-	-	-	VBAT	S	-	-	Backup power supply	
2	A6	-	-	-	-	-	PC13	I/O	TC	(1) (2)	-	WKUP2, RTC_TAMP1, RTC_TS, RTC_OUT
3	B6	-	-	-	-	-	PC14- OSC32_IN (PC14)	I/O	TC	(1) (2)	-	OSC32_IN
4	C6	-	-	-	-	-	PC15- OSC32_OUT (PC15)	I/O	TC	(1) (2)	-	OSC32_OUT
5	B5	2	2	2	2	2	PF0-OSC_IN (PF0)	I/O	FTf	-	CRS_SYNC I2C1_SDA	OSC_IN
6	C5	3	3	3	3	3	PF1-OSC_OUT (PF1)	I/O	FTf	-	I2C1_SCL	OSC_OUT
7	D5	4	4	4	4	4	NRST	I/O	RST	-	Device reset input / internal reset output (active low)	
8	D6	32	0	16	15		VSSA	S		(3)	Analog ground	
9	E5	5	5	5	5	5	VDDA	S		-	Analog power supply	
10	F6	6	6	6	6	6	PA0	I/O	TTa	-	USART2_CTS, TIM2_CH1_ETR, TSC_G1_IO1	RTC_TAMP2, WKUP1, ADC_IN0,
11	D4	7	7	7	7	7	PA1	I/O	TTa	-	USART2_RTS, TIM2_CH2, TSC_G1_IO2, EVENTOUT	ADC_IN1
12	E4	8	8	8	8	8	PA2	I/O	TTa	-	USART2_TX, TIM2_CH3, TSC_G1_IO3	ADC_IN2, WKUP4
13	F5	9	9	9	9	9	PA3	I/O	TTa	-	USART2_RX, TIM2_CH4, TSC_G1_IO4	ADC_IN3

Table 13. STM32F042x pin definitions (continued)

LQFP48/UFQFPN48	Pin numbers						Pin name (function upon reset)	Pin type	I/O structure	Notes	Pin functions	
	WL CSP36	LQFP32	UFQFPN32	UFQFPN28	TSSOP20						Alternate function	Additional functions
14	C3	10	10	10	10	10	PA4	I/O	TTa	-	SPI1_NSS, I2S1_WS, TIM14_CH1, TSC_G2_IO1, USART2_CK USB_NOE	ADC_IN4
15	D3	11	11	11	11	11	PA5	I/O	TTa	-	SPI1_SCK, I2S1_CK, CEC, TIM2_CH1_ETR, TSC_G2_IO2	ADC_IN5
16	E3	12	12	12	12	12	PA6	I/O	TTa	-	SPI1_MISO, I2S1_MCK, TIM3_CH1, TIM1_BKIN, TIM16_CH1, TSC_G2_IO3, EVENTOUT	ADC_IN6
17	F4	13	13	13	13	13	PA7	I/O	TTa	-	SPI1_MOSI, I2S1_SD, TIM3_CH2, TIM14_CH1, TIM1_CH1N, TIM17_CH1, TSC_G2_IO4, EVENTOUT	ADC_IN7
18	F3	14	14	14	-	-	PB0	I/O	TTa	-	TIM3_CH3, TIM1_CH2N, TSC_G3_IO2, EVENTOUT	ADC_IN8
19	F2	15	15	15	14	-	PB1	I/O	TTa	-	TIM3_CH4, TIM14_CH1, TIM1_CH3N, TSC_G3_IO3	ADC_IN9
20	D2	-	16	-	-	-	PB2	I/O	FT	-	TSC_G3_IO4	-
21	-	-	-	-	-	-	PB10	I/O	FTf	-	SPI2_SCK, CEC, TSC_SYNC, TIM2_CH3, I2C1_SCL	-
22	-	-	-	-	-	-	PB11	I/O	FTf	-	TIM2_CH4, EVENTOUT, I2C1_SDA	-
23	F1	16	0	16	15	-	VSS	S	-	-	Ground	
24	-	-	-	17	16	-	VDD	S	-	-	Digital power supply	
25	-	-	-	-	-	-	PB12	I/O	FT	-	TIM1_BKIN, SPI2_NSS, EVENTOUT	-

Table 13. STM32F042x pin definitions (continued)

LQFP48/UFQFPN48	Pin numbers						Pin name (function upon reset)	Pin type	I/O structure	Notes	Pin functions	
	WL CSP36	LQFP32	UFQFPN32	UFQFPN28	TSSOP20						Alternate function	Additional functions
26	-	-	-	-	-	-	PB13	I/O	FTf	-	SPI2_SCK, TIM1_CH1N, I2C1_SCL	-
27	-	-	-	-	-	-	PB14	I/O	FTf	-	SPI2_MISO, TIM1_CH2N, I2C1_SDA	-
28	-	-	-	-	-	-	PB15	I/O	FT	-	SPI2_MOSI, TIM1_CH3N	WKUP7, RTC_REFIN
29	E2	18	18	-	-	-	PA8	I/O	FT	(4)	USART1_CK, TIM1_CH1, EVENTOUT, MCO, CRS_SYNC	-
30	D1	19	19	19	19	17	PA9	I/O	FTf	(4)	USART1_TX, TIM1_CH2, TSC_G4_IO1, I2C1_SCL	-
31	C1	20	20	20	20	18	PA10	I/O	FTf	(4)	USART1_RX, TIM1_CH3, TIM17_BKIN, TSC_G4_IO2, I2C1_SDA	-
32	C2	21	21	19 <sup>(5)</sup>	17 <sup>(5)</sup>		PA11	I/O	FTf	(4)	CAN_RX, USART1_CTS, TIM1_CH4, TSC_G4_IO3, EVENTOUT, I2C1_SCL	USB_DM
33	A1	22	22	20 <sup>(5)</sup>	18 <sup>(5)</sup>		PA12	I/O	FTf	(4)	CAN_TX, USART1_RTS, TIM1_ETR, TSC_G4_IO4, EVENTOUT, I2C1_SDA	USB_DP
34	B1	23	23	21	19		PA13	I/O	FT	(4) (6)	IR_OUT, SWDIO USB_NOE	-
35	-	-	-	-	-	-	VSS	S	-	-	Ground	
36	E1	17	17	18	16		VDDIO2	S	-	-	Digital power supply	
37	B2	24	24	22	20		PA14	I/O	FT	(4) (6)	USART2_TX, SWCLK	-

**Table 14. Alternate functions selected through GPIOA\_AFR registers for port A**

Pin name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
PA0	-	USART2_CTS	TIM2_CH1_ETR	TSC_G1_IO1	-	-	-	-
PA1	EVENTOUT	USART2_RTS	TIM2_CH2	TSC_G1_IO2	-	-	-	-
PA2	-	USART2_TX	TIM2_CH3	TSC_G1_IO3	-	-	-	-
PA3	-	USART2_RX	TIM2_CH4	TSC_G1_IO4	-	-	-	-
PA4	SPI1_NSS, I2S1_WS	USART2_CK	USB_NOE	TSC_G2_IO1	TIM14_CH1	-	-	-
PA5	SPI1_SCK, I2S1_CK	CEC	TIM2_CH1_ETR	TSC_G2_IO2	-	-	-	-
PA6	SPI1_MISO, I2S1_MCK	TIM3_CH1	TIM1_BKIN	TSC_G2_IO3	-	TIM16_CH1	EVENTOUT	-
PA7	SPI1_MOSI, I2S1_SD	TIM3_CH2	TIM1_CH1N	TSC_G2_IO4	TIM14_CH1	TIM17_CH1	EVENTOUT	-
PA8	MCO	USART1_CK	TIM1_CH1	EVENTOUT	CRS_SYNC	-	-	-
PA9	-	USART1_TX	TIM1_CH2	TSC_G4_IO1	I2C1_SCL	MCO	-	-
PA10	TIM17_BKIN	USART1_RX	TIM1_CH3	TSC_G4_IO2	I2C1_SDA	-	-	-
PA11	EVENTOUT	USART1_CTS	TIM1_CH4	TSC_G4_IO3	CAN_RX	I2C1_SCL	-	-
PA12	EVENTOUT	USART1_RTS	TIM1_ETR	TSC_G4_IO4	CAN_TX	I2C1_SDA	-	-
PA13	SWDIO	IR_OUT	USB_NOE	-	-	-	-	-
PA14	SWCLK	USART2_TX	-	-	-	-	-	-
PA15	SPI1_NSS, I2S1_WS	USART2_RX	TIM2_CH1_ETR	EVENTOUT	-	USB_NOE	-	-



### High-speed external clock generated from a crystal/ceramic resonator

The high-speed external (HSE) clock can be supplied with a 4 to 32 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on design simulation results obtained with typical external components specified in [Table 36](#). In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

**Table 36. HSE oscillator characteristics**

Symbol	Parameter	Conditions <sup>(1)</sup>	Min <sup>(2)</sup>	Typ	Max <sup>(2)</sup>	Unit
$f_{OSC\_IN}$	Oscillator frequency	-	4	8	32	MHz
$R_F$	Feedback resistor	-	-	200	-	kΩ
$I_{DD}$	HSE current consumption	During startup <sup>(3)</sup>	-	-	8.5	mA
		$V_{DD} = 3.3 \text{ V}$ , $R_m = 30 \Omega$ , $CL = 10 \text{ pF}@8 \text{ MHz}$	-	0.4	-	
		$V_{DD} = 3.3 \text{ V}$ , $R_m = 45 \Omega$ , $CL = 10 \text{ pF}@8 \text{ MHz}$	-	0.5	-	
		$V_{DD} = 3.3 \text{ V}$ , $R_m = 30 \Omega$ , $CL = 5 \text{ pF}@32 \text{ MHz}$	-	0.8	-	
		$V_{DD} = 3.3 \text{ V}$ , $R_m = 30 \Omega$ , $CL = 10 \text{ pF}@32 \text{ MHz}$	-	1	-	
		$V_{DD} = 3.3 \text{ V}$ , $R_m = 30 \Omega$ , $CL = 20 \text{ pF}@32 \text{ MHz}$	-	1.5	-	
$g_m$	Oscillator transconductance	Startup	10	-	-	mA/V
$t_{SU(HSE)}^{(4)}$	Startup time	$V_{DD}$ is stabilized	-	2	-	ms

1. Resonator characteristics given by the crystal/ceramic resonator manufacturer.
2. Guaranteed by design, not tested in production.
3. This consumption level occurs during the first 2/3 of the  $t_{SU(HSE)}$  startup time
4.  $t_{SU(HSE)}$  is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer

For  $C_{L1}$  and  $C_{L2}$ , it is recommended to use high-quality external ceramic capacitors in the 5 pF to 20 pF range (Typ.), designed for high-frequency applications, and selected to match the requirements of the crystal or resonator (see [Figure 17](#)).  $C_{L1}$  and  $C_{L2}$  are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of  $C_{L1}$  and  $C_{L2}$ . PCB and MCU pin capacitance must be included (10 pF can be used as a rough estimate of the combined pin and board capacitance) when sizing  $C_{L1}$  and  $C_{L2}$ .

**Note:** *For information on selecting the crystal, refer to the application note AN2867 “Oscillator design guide for ST microcontrollers” available from the ST website [www.st.com](http://www.st.com).*

### High-speed internal 48 MHz (HSI48) RC oscillator

**Table 40. HSI48 oscillator characteristics<sup>(1)</sup>**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$f_{HSI48}$	Frequency	-	-	48	-	MHz
TRIM	HSI48 user-trimming step	-	0.09 <sup>(2)</sup>	0.14	0.2 <sup>(2)</sup>	%
DuC <sub>y(HSI48)</sub>	Duty cycle	-	45 <sup>(2)</sup>	-	55 <sup>(2)</sup>	%
ACC <sub>HSI48</sub>	Accuracy of the HSI48 oscillator (factory calibrated)	$T_A = -40$ to $105$ °C	-4.9 <sup>(3)</sup>	-	4.7 <sup>(3)</sup>	%
		$T_A = -10$ to $85$ °C	-4.1 <sup>(3)</sup>	-	3.7 <sup>(3)</sup>	%
		$T_A = 0$ to $70$ °C	-3.8 <sup>(3)</sup>	-	3.4 <sup>(3)</sup>	%
		$T_A = 25$ °C	-2.8	-	2.9	%
$t_{su(HSI48)}$	HSI48 oscillator startup time	-	-	-	6 <sup>(2)</sup>	μs
$I_{DDA(HSI48)}$	HSI48 oscillator power consumption	-	-	312	350 <sup>(2)</sup>	μA

1.  $V_{DDA} = 3.3$  V,  $T_A = -40$  to  $105$  °C unless otherwise specified.

2. Guaranteed by design, not tested in production.

3. Data based on characterization results, not tested in production.

**Figure 21. HSI48 oscillator accuracy characterization results**





Table 54. ADC characteristics (continued)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$f_{TRIG}^{(2)}$	External trigger frequency	$f_{ADC} = 14 \text{ MHz}$ , 12-bit resolution	-	-	823	kHz
		12-bit resolution	-	-	17	$1/f_{ADC}$
$V_{AIN}$	Conversion voltage range	-	0	-	$V_{DDA}$	V
$R_{AIN}^{(2)}$	External input impedance	See <a href="#">Equation 1</a> and <a href="#">Table 55</a> for details	-	-	50	kΩ
$R_{ADC}^{(2)}$	Sampling switch resistance	-	-	-	1	kΩ
$C_{ADC}^{(2)}$	Internal sample and hold capacitor	-	-	-	8	pF
$t_{CAL}^{(2)(3)}$	Calibration time	$f_{ADC} = 14 \text{ MHz}$	5.9			μs
		-	83			$1/f_{ADC}$
$W_{LATENCY}^{(2)(4)}$	ADC_DR register ready latency	ADC clock = HSI14	1.5 ADC cycles + 2 $f_{PCLK}$ cycles	-	1.5 ADC cycles + 3 $f_{PCLK}$ cycles	-
		ADC clock = PCLK/2	-	4.5	-	$f_{PCLK}$ cycle
		ADC clock = PCLK/4	-	8.5	-	$f_{PCLK}$ cycle
$t_{latr}^{(2)}$	Trigger conversion latency	$f_{ADC} = f_{PCLK}/2 = 14 \text{ MHz}$	0.196			μs
		$f_{ADC} = f_{PCLK}/2$	5.5			$1/f_{PCLK}$
		$f_{ADC} = f_{PCLK}/4 = 12 \text{ MHz}$	0.219			μs
		$f_{ADC} = f_{PCLK}/4$	10.5			$1/f_{PCLK}$
		$f_{ADC} = f_{HSI14} = 14 \text{ MHz}$	0.179	-	0.250	μs
Jitter <sub>ADC</sub>	ADC jitter on trigger conversion	$f_{ADC} = f_{HSI14}$	-	1	-	$1/f_{HSI14}$
$t_S^{(2)}$	Sampling time	$f_{ADC} = 14 \text{ MHz}$	0.107	-	17.1	μs
		-	1.5	-	239.5	$1/f_{ADC}$
$t_{STAB}^{(2)}$	Stabilization time	-	14			$1/f_{ADC}$
$t_{CONV}^{(2)}$	Total conversion time (including sampling time)	$f_{ADC} = 14 \text{ MHz}$ , 12-bit resolution	1	-	18	μs
		12-bit resolution	14 to 252 ( $t_S$ for sampling +12.5 for successive approximation)			$1/f_{ADC}$

- During conversion of the sampled value (12.5 x ADC clock period), an additional consumption of 100 μA on  $I_{DDA}$  and 60 μA on  $I_{DD}$  should be taken into account.
- Guaranteed by design, not tested in production.
- Specified value includes only ADC timing. It does not include the latency of the register access.
- This parameter specify latency for transfer of the conversion result to the ADC\_DR register. EOC flag is set at this time.

Figure 30. SPI timing diagram - master mode



1. Measurement points are done at CMOS levels: 0.3 V<sub>DD</sub> and 0.7 V<sub>DD</sub>.

Table 64. I<sup>2</sup>S characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Max	Unit
$f_{CK}$ $1/t_{c(CK)}$	I <sup>2</sup> S clock frequency	Master mode (data: 16 bits, Audio frequency = 48 kHz)	1.597	1.601	MHz
		Slave mode	0	6.5	
$t_{r(CK)}$	I <sup>2</sup> S clock rise time	Capacitive load C <sub>L</sub> = 15 pF	-	10	ns
$t_{f(CK)}$	I <sup>2</sup> S clock fall time		-	12	
$t_{w(CKH)}$	I <sup>2</sup> S clock high time	Master f <sub>PCLK</sub> = 16 MHz, audio frequency = 48 kHz	306	-	
$t_{w(CKL)}$	I <sup>2</sup> S clock low time		312	-	
$t_{v(WS)}$	WS valid time	Master mode	2	-	
$t_{h(WS)}$	WS hold time	Master mode	2	-	
$t_{su(WS)}$	WS setup time	Slave mode	7	-	
$t_{h(WS)}$	WS hold time	Slave mode	0	-	
DuCy(SCK)	I <sup>2</sup> S slave input clock duty cycle	Slave mode	25	75	%


**Table 68. WLCSP36 package mechanical data (continued)**

Symbol	millimeters			inches <sup>(1)</sup>		
	Min	Typ	Max	Min	Typ	Max
F	-	0.3025	-	-	0.0119	-
G	-	0.3515	-	-	0.0138	-
aaa	-	-	0.100	-	-	0.0039
bbb	-	-	0.100	-	-	0.0039
ccc	-	-	0.100	-	-	0.0039
ddd	-	-	0.050	-	-	0.0020
eee	-	-	0.050	-	-	0.0020

1. Values in inches are converted from mm and rounded to 4 decimal digits.

2. Back side coating.

3. Dimension is measured at the maximum bump diameter parallel to primary datum Z.

**Figure 40. Recommended pad footprint for WLCSP36 package****Table 69. WLCSP36 recommended PCB design rules**


Dimension	Recommended values
Pitch	0.4 mm
Dpad	260 µm max. (circular) 220 µm recommended
Dsm	300 µm min. (for 260 µm diameter pad)
PCB pad design	Non-solder mask defined via underbump allowed

### Device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.

**Figure 47. UFQFPN32 package marking example**




1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering Samples to run qualification activity.

**Table 73. TSSOP20 package mechanical data (continued)**

Symbol	millimeters			inches <sup>(1)</sup>		
	Min.	Typ.	Max.	Min.	Typ.	Max.
L1	-	1.000	-	-	0.0394	-
k	0°	-	8°	0°	-	8°
aaa	-	-	0.100	-	-	0.0039

1. Values in inches are converted from mm and rounded to four decimal digits.
2. Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusions or gate burrs shall not exceed 0.15mm per side.
3. Dimension "E1" does not include interlead flash or protrusions. Interlead flash or protrusions shall not exceed 0.25mm per side.

**Figure 52. Recommended footprint for TSSOP20 package**


1. Dimensions are expressed in millimeters.

### Device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.

**Figure 53. TSSOP20 package marking example**



1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering Samples to run qualification activity.

## 8 Ordering information

For a list of available options (memory, package, and so on) or for further information on any aspect of this device, please contact your nearest ST sales office.

**Table 75. Ordering information scheme**

Example:	STM32	F	042	C	6	T	6	xxx
<b>Device family</b>								
STM32 = ARM-based 32-bit microcontroller								
<b>Product type</b>								
F = General-purpose								
<b>Sub-family</b>								
042 = STM32F042xx								
<b>Pin count</b>								
F = 20 pins								
G = 28 pins								
K = 32 pins								
T = 36 pins								
C = 48 pins								
<b>User code memory size</b>								
4 = 16 Kbyte								
6 = 32 Kbyte								
<b>Package</b>								
P = TSSOP								
T = LQFP								
U = UFQFPN								
Y = WLCSP								
<b>Temperature range</b>								
6 = -40 to 85 °C								
7 = -40 to 105 °C								
<b>Options</b>								
xxx = code ID of programmed parts (includes packing type)								
TR = tape and reel packing								
blank = tray packing								

## 9 Revision history

**Table 76. Document revision history**

Date	Revision	Changes
25-Feb-2014	1	<p>Initial release.</p>
03-Apr-2014	2	<p>Added the sample engineering sections for all the packages in the chapter Package information:</p> <p><b>Updated tables:</b></p> <ul style="list-style-type: none"> <li>– STM32F042x4/x6 USART implementation: added one table footnote.</li> <li>– STM32F042x pin definitions,</li> <li>– Current characteristics,</li> <li>– Typical and maximum current consumption from VDD supply at VDD = 3.6 V,</li> <li>– Typical and maximum current consumption from the VDDA supply,</li> <li>– Typical and maximum consumption in Stop and Standby modes,</li> <li>– Typical and maximum current consumption from the VBAT supply,</li> <li>– Typical current consumption, code executing from Flash, running from HSE 8 MHz crystal,</li> <li>– Flash memory characteristics,</li> <li>– I/O static characteristics,</li> <li>– I/O current injection susceptibility,</li> <li>– EMS characteristics,</li> <li>– EMI characteristics,</li> </ul> <p><b>Updated figures:</b></p> <ul style="list-style-type: none"> <li>– UFQFPN32 32-pin package pinout,</li> <li>– UQFPN28 28-pin package,</li> <li>– Power supply scheme,</li> <li>– TC and TTa I/O input characteristics,</li> <li>– Five volt tolerant (FT and FTf) I/O input characteristics.</li> <li>– LQFP48 marking example (package top view),</li> <li>– UFQFPN48 marking example (package top view),</li> <li>– WLCSP36 marking example (package top view),</li> <li>– LQFP32 marking example (package top view),</li> <li>– UFQFPN28 marking example (package top view),</li> <li>– UFQFPN32 marking example (package top view),</li> <li>– TSSOP20 marking example (package top view)</li> </ul>
26-Oct-2015	3	<p><b>Cover page:</b> number of I/Os and timers updated.</p> <p><b>Updates in Section 2: Description:</b></p> <ul style="list-style-type: none"> <li>– updated <i>Figure 1: Block diagram</i></li> </ul> <p><b>Updates in Section 3: Functional overview:</b></p> <ul style="list-style-type: none"> <li>– updated <i>Figure 2: Clock tree</i></li> <li>– addition of the number of complementary outputs for the advanced control timer and for TIM16, TIM17 general purpose timers in <i>Table 7: Timer feature comparison</i></li> <li>– removal of USART2 from <i>Figure 3.5.4: Low-power modes</i></li> </ul>

**Table 76. Document revision history (continued)**

Date	Revision	Changes
16-Dec-2015	4	<p><b>Section 3: Functional overview:</b></p> <ul style="list-style-type: none"> <li>- Figure 2: Clock tree modified</li> </ul> <p><b>Section 4: Pinouts and pin descriptions:</b></p> <ul style="list-style-type: none"> <li>- Package pinout figures updated (look and feel)</li> <li>- <i>Figure 5: WLCSP36 package pinout</i> - now presented in top view</li> <li>- <i>Table 13: STM32F042x pin definitions</i> - note 3 added; CIMP1_OUT and USART4_CTS removed</li> <li>- <i>Table 15: Alternate functions selected through GPIOB_AFR registers for port B</i> - change of I2C2_SDA and I2C2_SCL to I2C1_SDA and I2C1_SCL</li> </ul> <p><b>Section 5: Memory mapping:</b></p> <ul style="list-style-type: none"> <li>- <i>Table 17: STM32F042x4/x6 peripheral register boundary addresses</i> - change of "SYSCFG + COMP" to "SYSCFG"</li> </ul> <p><b>Section 6: Electrical characteristics:</b></p> <ul style="list-style-type: none"> <li>- <i>Table 50: I/O static characteristics</i> - removed note</li> <li>- <i>Section 6.3.16: 12-bit ADC characteristics</i> - changed introductory sentence</li> </ul> <p><b>Section 7: Package information:</b></p> <ul style="list-style-type: none"> <li>- <i>Figure 49: Recommended footprint for UFQFPN28 package</i> distance between corner pads added</li> </ul>
10-Jan-2017	5	<p><b>Section 6: Electrical characteristics:</b></p> <ul style="list-style-type: none"> <li>- <i>Table 37: LSE oscillator characteristics (fLSE = 32.768 kHz)</i> - information on configuring different drive capabilities removed. See the corresponding reference manual.</li> <li>- <i>Table 25: Embedded internal reference voltage</i> - V<sub>REFINT</sub> values</li> <li>- <i>Figure 28: SPI timing diagram - slave mode and CPHA = 0</i> and <i>Figure 29: SPI timing diagram - slave mode and CPHA = 1</i> enhanced and corrected</li> </ul> <p><b>Section 8: Ordering information:</b></p> <ul style="list-style-type: none"> <li>- The name of the section changed from the previous "Part numbering"</li> </ul>