



#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	ARM® Cortex®-M0
Core Size	32-Bit Single-Core
Speed	48MHz
Connectivity	CANbus, HDMI-CEC, I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART, USB
Peripherals	DMA, I <sup>2</sup> S, POR, PWM, WDT
Number of I/O	26
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	6K x 8
Voltage - Supply (Vcc/Vdd)	1.65V ~ 3.6V
Data Converters	A/D 13x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-LQFP
Supplier Device Package	32-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f042k6t6

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# 1 Introduction

This datasheet provides the ordering information and mechanical device characteristics of the STM32F042x4/x6 microcontrollers.

This document should be read in conjunction with the STM32F0xxxx reference manual (RM0091). The reference manual is available from the STMicroelectronics website *www.st.com*.

For information on the ARM<sup>®</sup> Cortex<sup>®</sup>-M0 core, please refer to the Cortex<sup>®</sup>-M0 Technical Reference Manual, available from the www.arm.com website.







Figure 2. Clock tree

## 3.7 General-purpose inputs/outputs (GPIOs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions.



DocID025832 Rev 5

## 3.10.3 V<sub>BAT</sub> battery voltage monitoring

This embedded hardware feature allows the application to measure the V<sub>BAT</sub> battery voltage using the internal ADC channel ADC\_IN18. As the V<sub>BAT</sub> voltage may be higher than V<sub>DDA</sub>, and thus outside the ADC input range, the V<sub>BAT</sub> pin is internally connected to a bridge divider by 2. As a consequence, the converted digital value is half the V<sub>BAT</sub> voltage.

## 3.11 Touch sensing controller (TSC)

The STM32F042x4/x6 devices provide a simple solution for adding capacitive sensing functionality to any application. These devices offer up to 14 capacitive sensing channels distributed over 5 analog I/O groups.

Capacitive sensing technology is able to detect the presence of a finger near a sensor which is protected from direct touch by a dielectric (glass, plastic...). The capacitive variation introduced by the finger (or any conductive object) is measured using a proven implementation based on a surface charge transfer acquisition principle. It consists in charging the sensor capacitance and then transferring a part of the accumulated charges into a sampling capacitor until the voltage across this capacitor has reached a specific threshold. To limit the CPU bandwidth usage, this acquisition is directly managed by the hardware touch sensing controller and only requires few external components to operate. For operation, one capacitive sensing GPIO in each group is connected to an external capacitor and cannot be used as effective touch sensing channel.

The touch sensing controller is fully supported by the STMTouch touch sensing firmware library, which is free to use and allows touch sensing functionality to be implemented reliably in the end application.

Group	Capacitive sensing signal name	Pin name
	TSC_G1_IO1	PA0
1	TSC_G1_IO2	PA1
1	TSC_G1_IO3	PA2
	TSC_G1_IO4	PA3
	TSC_G2_IO1	PA4
2	TSC_G2_IO2	PA5
2	TSC_G2_IO3	PA6
	TSC_G2_IO4	PA7
	TSC_G3_IO2	PB0
3	TSC_G3_IO3	PB1
	TSC_G3_IO4	PB2

Group	Capacitive sensing signal name	Pin name			
	TSC_G4_IO1	PA9			
4	TSC_G4_IO2	PA10			
	TSC_G4_IO3	PA11			
	TSC_G4_IO4	PA12			
	TSC_G5_IO1	PB3			
5	TSC_G5_IO2	PB4			
5	TSC_G5_IO3	PB6			
	TSC_G5_IO4	PB7			

#### Table 5. Capacitive sensing GPIOs available on STM32F042x4/x6 devices



1. The above figure shows the package in top view, changing from bottom view in the previous document versions.



#### Figure 6. LQFP32 package pinout



	l	Pin n	umbe	rs						Pin functions	
LQFP48/UFQFPN48	WLCSP36	LQFP32	UFQFPN32	UFQFPN28	TSSPOP20	Pin name (function upon reset)	Pin type	I/O structure	Notes	Alternate function	Additional functions
26	-	-	-	-	-	PB13	I/O	FTf	-	SPI2_SCK, TIM1_CH1N, I2C1_SCL	-
27	-	-	-	-	-	PB14	I/O	FTf	-	SPI2_MISO, TIM1_CH2N, I2C1_SDA	-
28	-	-	-	-	-	PB15	I/O	FT	-	SPI2_MOSI, TIM1_CH3N	WKUP7, RTC_REFIN
29	E2	18	18	-	-	PA8	I/O	FT	(4)	USART1_CK, TIM1_CH1, EVENTOUT, MCO, CRS_SYNC	-
30	D1	19	19	19	17	PA9	I/O	FTf	(4)	USART1_TX, TIM1_CH2, TSC_G4_IO1, I2C1_SCL	-
31	C1	20	20	20	18	PA10	I/O	FTf	(4)	USART1_RX, TIM1_CH3, TIM17_BKIN, TSC_G4_IO2, I2C1_SDA	-
32	C2	21	21	19 <sup>(5)</sup>	17 <sup>(5)</sup>	PA11	I/O	FTf	(4)	CAN_RX, USART1_CTS, TIM1_CH4, TSC_G4_IO3, EVENTOUT, I2C1_SCL	USB_DM
33	A1	22	22	20 <sup>(5)</sup>	18 <sup>(5)</sup>	PA12	I/O	FTf	(4)	CAN_TX,USART1_RTS, TIM1_ETR, TSC_G4_IO4, EVENTOUT, I2C1_SDA	USB_DP
34	B1	23	23	21	19	PA13	I/O	FT	(4) (6)	IR_OUT, SWDIO USB_NOE	-
35	-	-	-	-	-	VSS	S	-	-	Ground	
36	E1	17	17	18	16	VDDIO2	S	-	-	Digital power su	upply
37	B2	24	24	22	20	PA14	I/O	FT	(4) (6)	USART2_TX, SWCLK	-

Table 13.	STM32F042x	nin	definitions	(continued)
		piii	acimitions	Commuca



Bus	Boundary address	Size	Peripheral
	0x4000 7C00 - 0x4000 7FFF	1 KB	Reserved
	0x4000 7800 - 0x4000 7BFF	1 KB	CEC
	Bus         Boundary address         Size         Perip           0x4000 7C00 - 0x4000 7FFF         1 KB         Resc           0x4000 7800 - 0x4000 7BFF         1 KB         Cf           0x4000 7000 - 0x4000 7FF         1 KB         Cf           0x4000 7000 - 0x4000 73FF         1 KB         Resc           0x4000 6C00 - 0x4000 67FF         1 KB         CF           0x4000 6600 - 0x4000 6FFF         1 KB         CF           0x4000 6000 - 0x4000 67FF         1 KB         USB/CF           0x4000 6000 - 0x4000 63FF         1 KB         USB/CF           0x4000 5000 - 0x4000 50FF         1 KB         USB/CF           0x4000 5000 - 0x4000 53FF         1 KB         USB/CF           0x4000 4800 - 0x4000 53FF         1 KB         USA           0x4000 3000 - 0x4000 33FF         1 KB         USA           0x4000 3000 - 0x4000 37FF         1 KB         WW           0x4000 2000 - 0x4000 2FFF         1 KB         WW           0x4000 2000 - 0x4000 2FFF         1 KB         Resc           <	Reserved	
		PWR	
		CRS	
		Reserved	
		BxCAN	
	0x4000 6000 - 0x4000 63FF	1 KB	USB/CAN RAM
	0x4000 5C00 - 0x4000 5FFF	1 KB	USB
0x4000 5C00 - 0x4000 5FFF         1 KB           0x4000 5800 - 0x4000 5BFF         1 KB           0x4000 5400 - 0x4000 57FF         1 KB	Reserved		
	0x4000 5400 - 0x4000 57FF	1 KB	I2C1
	0x4000 4800 - 0x4000 53FF	3 KB	Reserved
۸DB	0x4000 4400 - 0x4000 47FF	1 KB	USART2
AID	0x4000 3C00 - 0x4000 43FF	2 KB	Reserved
	0x4000 3800 - 0x4000 3BFF	1 KB	SPI2
	0x4000 3400 - 0x4000 37FF	1 KB	Reserved
	0x4000 3000 - 0x4000 33FF	1 KB	IWDG
	0x4000 2C00 - 0x4000 2FFF	4000 77FF       1 KB       Reserved         4000 73FF       1 KB       PWR         4000 6FFF       1 KB       CRS         F0       1 KB       Reserved         =       1 KB       BxCAN         F       1 KB       USB/CAN RAM         4000 5FFF       1 KB       USB         4000 5FFF       1 KB       USART2         4000 43FF       2 KB       Reserved         4000 33FF       1 KB       SPI2         4000 33FF       1 KB       IWDG         4000 2FFF       1 KB       Reserved         4000 2FFF       1 KB       Reserved         4000 2FFF       1 KB       Reserved         4000 23FF       1 KB       Reserved         4000 23FF       1 KB       TIM14         4000 03FF       1 KB       TIM14         4000 03FF       1 KB       TIM3         4000 03FF       1 KB       TIM3	WWDG
	APB         0x4000 4000 - 0x4000 33FF         3 KB         Re           0x4000 4400 - 0x4000 47FF         1 KB         U3           0x4000 3C00 - 0x4000 43FF         2 KB         Re           0x4000 3800 - 0x4000 38FF         1 KB         0           0x4000 3400 - 0x4000 37FF         1 KB         Re           0x4000 3000 - 0x4000 37FF         1 KB         Re           0x4000 2000 - 0x4000 37FF         1 KB         N           0x4000 2000 - 0x4000 28FF         1 KB         V           0x4000 2800 - 0x4000 28FF         1 KB         V	RTC	
	0x4000 2400 - 0x4000 27FF	1 KB	Reserved
	0x4000 2000 - 0x4000 23FF	1 KB	TIM14
	0x4000 0800 - 0x4000 1FFF	6 KB	Reserved
	0x4000 0400 - 0x4000 07FF	1 KB	TIM3
	0x4000 0000 - 0x4000 03FF	1 KB	TIM2

Tabl	e 17. STM32F042x4/x6 peripheral regi	ster bou	ndary add	Iresses	(continued)



## 6.1.6 Power supply scheme



Figure 13. Power supply scheme

**Caution:** Each power supply pair (V<sub>DD</sub>/V<sub>SS</sub>, V<sub>DDA</sub>/V<sub>SSA</sub> etc.) must be decoupled with filtering ceramic capacitors as shown above. These capacitors must be placed as close as possible to, or below, the appropriate pins on the underside of the PCB to ensure the good functionality of the device.



## 6.1.7 Current consumption measurement



#### Figure 14. Current consumption measurement scheme



Symbol	Ratings	Max.	Unit
ΣI <sub>VDD</sub>	$\Sigma I_{VDD}$ Total current into sum of all VDD power lines (source) <sup>(1)</sup>		
ΣI <sub>VSS</sub>	Total current out of sum of all VSS ground lines (sink) <sup>(1)</sup>	-120	
I <sub>VDD(PIN)</sub>	Maximum current into each VDD power pin (source) <sup>(1)</sup>	100	
I <sub>VSS(PIN)</sub>	Maximum current out of each VSS ground pin (sink) <sup>(1)</sup>	-100	
1	Output current sunk by any I/O and control pin	25	
IO(PIN)	Output current source by any I/O and control pin	-25	
	Total output current sunk by sum of all I/Os and control pins <sup>(2)</sup>	80	
ΣΙ <sub>ΙΟ(ΡΙΝ)</sub>	Total output current sourced by sum of all I/Os and control pins <sup>(2)</sup>	-80	mA
	Total output current sourced by sum of all I/Os supplied by VDDIO2	-40	
	Injected current on FT and FTf pins	-5/+0 <sup>(4)</sup>	
I <sub>INJ(PIN)</sub> <sup>(3)</sup>	Injected current on TC and RST pin	± 5	
	Injected current on TTa pins <sup>(5)</sup>	± 5	
ΣΙ <sub>INJ(PIN)</sub>	Total injected current (sum of all I/O and control pins) <sup>(6)</sup>	± 25	

#### Table 19. Current characteristics

1. All main power (VDD, VDDA) and ground (VSS, VSSA) pins must always be connected to the external power supply, in the permitted range.

2. This current consumption must be correctly distributed over all I/Os and control pins. The total output current must not be sunk/sourced between two consecutive power supply pins referring to high pin count QFP packages.

3. A positive injection is induced by  $V_{IN} > V_{DDIOx}$  while a negative injection is induced by  $V_{IN} < V_{SS}$ .  $I_{INJ(PIN)}$  must never be exceeded. Refer to *Table 18: Voltage characteristics* for the maximum allowed input voltage values.

4. Positive injection is not possible on these I/Os and does not occur for input voltages lower than the specified maximum value.

5. On these I/Os, a positive injection is induced by  $V_{IN} > V_{DDA}$ . Negative injection disturbs the analog performance of the device. See note <sup>(2)</sup> below *Table 56: ADC accuracy*.

6. When several inputs are submitted to a current injection, the maximum  $\Sigma I_{INJ(PIN)}$  is the absolute sum of the positive and negative injected currents (instantaneous values).

#### Table 20. Thermal characteristics

Symbol	Ratings	Value	Unit
T <sub>STG</sub>	Storage temperature range	–65 to +150	°C
TJ	Maximum junction temperature	150	°C



Symbol	Parameter	Conditions	Min	Max	Unit		
t <sub>VDD</sub>	V <sub>DD</sub> rise time rate		0	8			
	V <sub>DD</sub> fall time rate	-	20	∞	uc//		
+	V <sub>DDA</sub> rise time rate		0	8	μ5/ ν		
۷DDA	V <sub>DDA</sub> fall time rate	-	20	∞			

 Table 22. Operating conditions at power-up / power-down

## 6.3.3 Embedded reset and power control block characteristics

The parameters given in *Table 23* are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 21: General operating conditions*.

 Table 23. Embedded reset and power control block characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>POR/PDR</sub> <sup>(1)</sup>	Power on/power down	Falling edge <sup>(2)</sup>	1.80	1.88	1.96 <sup>(3)</sup>	V
	reset threshold	Rising edge	1.84 <sup>(3)</sup>	1.92	2.00	V
V <sub>PDRhyst</sub>	PDR hysteresis	-	-	40	-	mV
t <sub>RSTTEMPO</sub> <sup>(4)</sup>	Reset temporization	-	1.50	2.50	4.50	ms

1. The PDR detector monitors  $V_{DD}$  and also  $V_{DDA}$  (if kept enabled in the option bytes). The POR detector monitors only  $V_{DD}.$ 

2. The product behavior is guaranteed by design down to the minimum  $V_{\text{POR/PDR}}$  value.

3. Data based on characterization results, not tested in production.

4. Guaranteed by design, not tested in production.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V	D\/D threshold 0	Rising edge	2.1	2.18	2.26	V
♥ PVD0		Conditions         Min         Typ         Max           Rising edge         2.1         2.18         2.26           Falling edge         2         2.08         2.16           Rising edge         2.19         2.28         2.37           Falling edge         2.09         2.18         2.27           Rising edge         2.09         2.18         2.27           Rising edge         2.18         2.28         2.38           Falling edge         2.18         2.28         2.38           Falling edge         2.38         2.48         2.58           Falling edge         2.28         2.38         2.48           Falling edge         2.38         2.48         2.58           Falling edge         2.38         2.48         2.58           Falling edge         2.37         2.48         2.58           Falling edge         2.37         2.48         2.59           Rising edge         2.57         2.68         2.79           Rising edge         2.57         2.68         2.79           Falling edge         2.47         2.58         2.69	2.16	V		
V <sub>PVD1</sub> V <sub>PVD2</sub>	D\/D threehold 1	Rising edge	2.19	2.28	2.37	V
		Falling edge	2.09	2.18	2.27	V
V <sub>PVD2</sub>	PVD threshold 2	Rising edge	2.28	2.38	2.48	V
		Falling edge	2.18	2.28	2.38	V
V <sub>PVD2</sub>	PVD threshold 3	Rising edge	2.38	2.48	2.58	V
		Falling edge	2.28	2.38	2.48	V
M	D\/D threehold 4	Rising edge	2.47	2.58	2.69	V
VPVD4	PVD threshold 4	Falling edge	2.37	2.48	2.59	V
M	D\/D threehold 5	Rising edge	2.57	2.68	2.79	V
V <sub>PVD2</sub> V <sub>PVD3</sub> V <sub>PVD4</sub> V <sub>PVD5</sub>	PVD threshold 5	Falling edge	2.47	2.58	2.69	V

#### Table 24. Programmable voltage detector characteristics



Symbol	Paramotor	4	Typical consumption in Run mode		Typical consumption in Sleep mode		Unit
Symbol	Parameter	IHCLK	Peripherals enabled	Peripherals disabled	Peripherals enabled	Peripherals disabled	Unit
		48 MHz	20.7	12.8	12.3	3.4	
		36 MHz	15.9	9.9	9.5	2.7	
		32 MHz	14.3	9.0	8.5	2.5	
	Current	24 MHz	11.0	7.1	6.6	2.1	
I	consumption	16 MHz	7.7	5.0	4.7	1.6	mA
'DD	from V <sub>DD</sub>	8 MHz	4.3	3.0	2.7	1.2	
	Suppry	4 MHz	2.6	2.0	1.7	0.9	
		2 MHz	1.8	1.5	1.2	0.8	
		1 MHz	1.4	1.2	1.0	0.8	
		500 kHz	1.2	1.1	0.8	0.7	
		48 MHz		16	3.3		
		36 MHz		124	4.3		
		32 MHz		11 <sup>.</sup>	1.9		
	Current	24 MHz		87.1			
I <sub>DDA</sub>	consumption	16 MHz		62	2.5		μΑ
	from V <sub>DDA</sub>	8 MHz		2.	.5		
	Suppry	4 MHz		2.	.5		
		2 MHz		2.	.5		
		1 MHz		2.	.5		
		500 kHz		2	.5		

#### Table 30. Typical current consumption, code executing from Flash memory, running from HSE 8 MHz crystal

### I/O system current consumption

The current consumption of the I/O system has two components: static and dynamic.

#### I/O static current consumption

All the I/Os used as inputs with pull-up generate current consumption when the pin is externally held low. The value of this current consumption can be simply computed by using the pull-up/pull-down resistors values given in *Table 50: I/O static characteristics*.

For the output pins, any external pull-down or external load must also be considered to estimate the current consumption.

Additional I/O current consumption is due to I/Os configured as inputs if an intermediate voltage level is externally applied. This current consumption is caused by the input Schmitt



DocID025832 Rev 5

#### STM32F042x4 STM32F042x6

Symbol	Parameter	Conditions <sup>(1)</sup>	I/O toggling frequency (f <sub>SW</sub> )	Тур	Unit
		V <sub>DDIOx</sub> = 3.3 V C =C <sub>INT</sub>	4 MHz	0.07	
			8 MHz	0.15	
			16 MHz	0.31	
			24 MHz	0.53	
			48 MHz	0.92	
			4 MHz	0.18	
		V <sub>DDIOx</sub> = 3.3 V	8 MHz	0.37	
		C <sub>EXT</sub> = 0 pF	16 MHz	0.76	
		$C = C_{INT} + C_{EXT} + C_{S}$	24 MHz	1.39	
			48 MHz	2.188	
	I/O current consumption		4 MHz	0.32	mA
		$V_{DDIOx} = 3.3 V$ $C_{EXT} = 10 pF$ $C = C_{INT} + C_{EXT} + C_S$	8 MHz	0.64	
			16 MHz	1.25	
			24 MHz	2.23	
low			48 MHz	4.442	
.200		$V_{DDIOx} = 3.3 V$ $C_{EXT} = 22 pF$ $C = C_{INT} + C_{EXT} + C_{S}$	4 MHz	0.49	
			8 MHz	0.94	
			16 MHz	2.38	
			24 MHz	3.99	
		V <sub>DDIOx</sub> = 3.3 V	4 MHz	0.64	
			8 MHz	1.25	
		$C = C_{INT} + C_{FXT} + C_S$	16 MHz	3.24	
			24 MHz	5.02	
		V <sub>DDIOx</sub> = 3.3 V	4 MHz	0.81	
		$C_{EXT} = 47 \text{ pF}$	8 MHz	1.7	
		$C = C_{INT} + C_{EXT} + C_{S}$ $C = C_{int}$	16 MHz	3.67	-
		V <sub>DDIOx</sub> = 2.4 V	4 MHz	0.66	
		$C_{EXT} = 47 \text{ pF}$	8 MHz	1.43	
		$C = C_{INT} + C_{EXT} + C_{S}$	16 MHz	2.45	
		$C = C_{int}$	24 MHz	4.97	

Table 31. Switching output I/O current consumption

1. C<sub>S</sub> = 7 pF (estimated value).



*Note:* For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website <u>www.st.com</u>.



Note: An external resistor is not required between OSC32\_IN and OSC32\_OUT and it is forbidden to add one.

### 6.3.8 Internal clock source characteristics

The parameters given in *Table 38* are derived from tests performed under ambient temperature and supply voltage conditions summarized in *Table 21: General operating conditions*. The provided curves are characterization results, not tested in production.



### High-speed internal 48 MHz (HSI48) RC oscillator

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
f <sub>HSI48</sub>	Frequency	-	-	48	-	MHz	
TRIM	HSI48 user-trimming step	-	0.09 <sup>(2)</sup>	0.14	0.2 <sup>(2)</sup>	%	
DuCy <sub>(HSI48)</sub>	Duty cycle	-	45 <sup>(2)</sup>	-	55 <sup>(2)</sup>	%	
		T <sub>A</sub> = -40 to 105 °C	-4.9 <sup>(3)</sup>	-	4.7 <sup>(3)</sup>	%	
ACC	Accuracy of the HSI48 oscillator (factory calibrated)	T <sub>A</sub> = −10 to 85 °C	-4.1 <sup>(3)</sup>	-	3.7 <sup>(3)</sup>	%	
ACC <sub>HSI48</sub>		T <sub>A</sub> = 0 to 70 °C	-3.8 <sup>(3)</sup>	-	3.4 <sup>(3)</sup>	%	
		T <sub>A</sub> = 25 °C	-2.8	-	2.9	%	
t <sub>su(HSI48)</sub>	HSI48 oscillator startup time	-	-	-	6 <sup>(2)</sup>	μs	
I <sub>DDA(HSI48)</sub>	HSI48 oscillator power consumption	-	-	312	350 <sup>(2)</sup>	μA	

## Table 40. HSI48 oscillator characteristics<sup>(1)</sup>

1. V<sub>DDA</sub> = 3.3 V, T<sub>A</sub> = –40 to 105  $^\circ\text{C}$  unless otherwise specified.

2. Guaranteed by design, not tested in production.

3. Data based on characterization results, not tested in production.



#### Figure 21. HSI48 oscillator accuracy characterization results



#### **Output driving current**

The GPIOs (general purpose input/outputs) can sink or source up to +/-8 mA, and sink or source up to +/- 20 mA (with a relaxed  $V_{OL}/V_{OH}$ ).

In the user application, the number of I/O pins which can drive current must be limited to respect the absolute maximum rating specified in *Section 6.2*:

- The sum of the currents sourced by all the I/Os on V<sub>DDIOx</sub>, plus the maximum consumption of the MCU sourced on V<sub>DD</sub>, cannot exceed the absolute maximum rating ΣI<sub>VDD</sub> (see *Table 18: Voltage characteristics*).
- The sum of the currents sunk by all the I/Os on V<sub>SS</sub>, plus the maximum consumption of the MCU sunk on V<sub>SS</sub>, cannot exceed the absolute maximum rating ΣI<sub>VSS</sub> (see *Table 18: Voltage characteristics*).

### **Output voltage levels**

Unless otherwise specified, the parameters given in the table below are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 21: General operating conditions*. All I/Os are CMOS- and TTL-compliant (FT, TTa or TC unless otherwise specified).

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>OL</sub>	Output low level voltage for an I/O pin	CMOS port <sup>(2)</sup>	-	0.4	
V <sub>OH</sub>	Output high level voltage for an I/O pin	I <sub>IO</sub>   = 8 mA V <sub>DDIOx</sub> ≥ 2.7 V	V <sub>DDIOx</sub> -0.4	-	V
V <sub>OL</sub>	Output low level voltage for an I/O pin	TTL port <sup>(2)</sup>	-	0.4	
V <sub>OH</sub>	Output high level voltage for an I/O pin	I <sub>IO</sub>   = 8 mA V <sub>DDIOx</sub> ≥ 2.7 V	2.4	-	V
V <sub>OL</sub> <sup>(3)</sup>	Output low level voltage for an I/O pin	I <sub>IO</sub>   = 20 mA	-	1.3	V
V <sub>OH</sub> <sup>(3)</sup>	Output high level voltage for an I/O pin	V <sub>DDIOx</sub> ≥2.7 V	V <sub>DDIOx</sub> -1.3	-	v
V <sub>OL</sub> <sup>(3)</sup>	Output low level voltage for an I/O pin  I <sub>IO</sub>   = 6 mA		-	0.4	V
V <sub>OH</sub> <sup>(3)</sup>	Output high level voltage for an I/O pin	V <sub>DDIOx</sub> ≥ 2 V	V <sub>DDIOx</sub> -0.4	-	v
V <sub>OL</sub> <sup>(4)</sup>	Output low level voltage for an I/O pin		-	0.4	V
V <sub>OH</sub> <sup>(4)</sup>	Output high level voltage for an I/O pin	1 <sub> 0</sub>   – 4 mA	V <sub>DDIOx</sub> -0.4	-	V
V <sub>OLFm+</sub> <sup>(3)</sup>	Output low level voltage for an FTf I/O pin in	I <sub>IO</sub>   = 20 mA V <sub>DDIOx</sub> ≥ 2.7 V	-	0.4	V
		I <sub>IO</sub>   = 10 mA	-	0.4	V

### Table 51. Output voltage characteristics<sup>(1)</sup>

 The I<sub>IO</sub> current sourced or sunk by the device must always respect the absolute maximum rating specified in Table 18: Voltage characteristics, and the sum of the currents sourced or sunk by all the I/Os (I/O ports and control pins) must always respect the absolute maximum ratings ΣI<sub>IO</sub>.

2. TTL and CMOS outputs are compatible with JEDEC standards JESD36 and JESD52.

3. Data based on characterization results. Not tested in production.

4. Data based on characterization results. Not tested in production.



### Equation 1: R<sub>AIN</sub> max formula

$$R_{AIN} < \frac{T_{S}}{f_{ADC} \times C_{ADC} \times \ln(2^{N+2})} - R_{ADC}$$

The formula above (*Equation 1*) is used to determine the maximum external impedance allowed for an error below 1/4 of LSB. Here N = 12 (from 12-bit resolution).

Table 55. R <sub>AIN</sub> max for f <sub>ADC</sub> = 14 MHz					
T <sub>s</sub> (cycles)	t <sub>S</sub> (μs)	R <sub>AIN</sub> max (kΩ) <sup>(1)</sup>			
1.5	0.11	0.4			
7.5	0.54	5.9			
13.5	0.96	11.4			
28.5	2.04	25.2			
41.5	2.96	37.2			
55.5	3.96	50			
71.5	5.11	NA			
239.5	17.1	NA			

1. Guaranteed by design, not tested in production.

## Table 56. ADC accuracy<sup>(1)(2)(3)</sup>

Symbol	Parameter	Test conditions	Тур	Max <sup>(4)</sup>	Unit
ET	Total unadjusted error		±1.3	±2	
EO	Offset error	$f_{PCLK} = 48 \text{ MHz},$	±1	±1.5	
EG	Gain error	$T_{ADC} = 14 \text{ MHz}, R_{AIN} < 10 \text{ k}\Omega$	±0.5	±1.5	LSB
ED	Differential linearity error	$T_A = 25 \text{ °C}$	±0.7	±1	
EL	Integral linearity error		±0.8	±1.5	
ET	Total unadjusted error	$f_{PCLK}$ = 48 MHz, $f_{ADC}$ = 14 MHz, $R_{AIN}$ < 10 kΩ VDDA = 2.7 V to 3.6 V	±3.3	±4	-
EO	Offset error		±1.9	±2.8	
EG	Gain error		±2.8	±3	LSB
ED	Differential linearity error	$T_A = -40$ to 105 °C	±0.7	±1.3	
EL	Integral linearity error		±1.2	±1.7	
ET	Total unadjusted error		±3.3	±4	
EO	Offset error	f <sub>PCLK</sub> = 48 MHz, f <sub>ADC</sub> = 14 MHz, R <sub>AIN</sub> < 10 kΩ V <sub>DDA</sub> = 2.4 V to 3.6 V T <sub>A</sub> = 25 °C	±1.9	±2.8	
EG	Gain error		±2.8	±3	LSB
ED	Differential linearity error		±0.7	±1.3	
EL	Integral linearity error		±1.2	±1.7	

1. ADC DC accuracy values are measured after internal calibration.



# 7 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK<sup>®</sup> is an ST trademark.

## 7.1 LQFP48 package information

LQFP48 is a 48-pin, 7 x 7 mm low-profile quad flat package.



Figure 33. LQFP48 package outline

1. Drawing is not to scale.



#### **Device marking**

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.





 Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering Samples to run qualification activity.

## 7.5 UFQFPN32 package information

UFQFPN32 is a 32-pin, 5x5 mm, 0.5 mm pitch ultra-thin fine-pitch quad flat package.



Table 73. 1330F20 package mechanical data (continued)							
Symbol	millimeters			inches <sup>(1)</sup>			
	Min.	Тур.	Max.	Min.	Тур.	Max.	
L1	-	1.000	-	-	0.0394	-	
k	0°	-	8°	0°	-	8°	
aaa	-	-	0.100	_	_	0.0039	

Table 73. TSSOP20 package mechanical data (continued)

1. Values in inches are converted from mm and rounded to four decimal digits.

2. Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusions or gate burrs shall not exceed 0.15mm per side.

3. Dimension "E1" does not include interlead flash or protrusions. Interlead flash or protrusions shall not exceed 0.25mm per side.



#### Figure 52. Recommended footprint for TSSOP20 package

1. Dimensions are expressed in millimeters.



# 9 Revision history

Date	Revision	Changes
25-Feb-2014	1	Initial release.
03-Apr-2014	2	<ul> <li>Added the sample engineering sections for all the packages in the chapter Package information:</li> <li>Updated tables: <ul> <li>STM32F042x4/x6 USART implementation: added one table footnote.</li> <li>STM32F042x pin definitions,</li> <li>Current characteristics,</li> <li>Typical and maximum current consumption from VDD supply at VDD = 3.6 V,</li> <li>Typical and maximum current consumption from the VDDA supply,</li> <li>Typical and maximum current consumption from the VDDA supply,</li> <li>Typical and maximum current consumption from the VBAT supply,</li> <li>Typical and maximum current consumption from the VBAT supply,</li> <li>Typical and maximum current consumption from the VBAT supply,</li> <li>Typical current consumption, code executing from Flash, running from HSE 8 MHz crystal,</li> <li>Flash memory characteristics,</li> <li>I/O static characteristics,</li> <li>I/O current injection susceptibility,</li> <li>EMS characteristics,</li> <li>UFQFPN32 32-pin package pinout,</li> <li>UQFPN28 28-pin package,</li> <li>Power supply scheme,</li> <li>TC and TTa I/O input characteristics,</li> <li>LQFP48 marking example (package top view),</li> <li>UFQFPN48 marking example (package top view),</li> <li>UQFPN28 marking example (package top view),</li> <li>UQFPN28 marking example (package top view),</li> <li>UFQFPN28 marking example (package top view),</li> </ul> </li> </ul>
26-Oct-2015	3	<ul> <li>Cover page: number of I/Os and timers updated.</li> <li>Updates in Section 2: Description: <ul> <li>updated Figure 1: Block diagram</li> </ul> </li> <li>Updates in Section 3: Functional overview: <ul> <li>updated Figure 2: Clock tree</li> <li>addition of the number of complementary outputs for the advanced control timer and for TIM16, TIM17 general purpose timers in Table 7: Timer feature comparison</li> <li>removal of USART2 from Figure 3.5.4: Low-power modes</li> </ul> </li> </ul>

Table 76.	Document	revision	history
-----------	----------	----------	---------

