



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Active |
|----------------------------|--|
| Core Processor | ARM® Cortex®-M0 |
| Core Size | 32-Bit Single-Core |
| Speed | 48MHz |
| Connectivity | CANbus, HDMI-CEC, I ² C, IrDA, LINbus, SPI, UART/USART, USB |
| Peripherals | DMA, I ² S, POR, PWM, WDT |
| Number of I/O | 26 |
| Program Memory Size | 32KB (32K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 6K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.65V ~ 3.6V |
| Data Converters | A/D 13x12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 105°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 32-UFQFN Exposed Pad |
| Supplier Device Package | 32-UFQFPN (5x5) |
| Purchase URL | https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f042k6u7 |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

3.4 Cyclic redundancy check calculation unit (CRC)

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code from a 32-bit data word and a CRC-32 (Ethernet) polynomial.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a signature of the software during runtime, to be compared with a reference signature generated at link-time and stored at a given memory location.

3.5 **Power management**

3.5.1 Power supply schemes

- $V_{DD} = V_{DDIO1} = 2.0$ to 3.6 V: external power supply for I/Os (V_{DDIO1}) and the internal regulator. It is provided externally through VDD pins.
- V_{DDA} = from V_{DD} to 3.6 V: external analog power supply for ADC, Reset blocks, RCs and PLL (minimum voltage to be applied to V_{DDA} is 2.4 V when the ADC is used). It is provided externally through VDDA pin. The V_{DDA} voltage level must be always greater or equal to the V_{DD} voltage level and must be established first.
- V_{DDIO2} = 1.65 to 3.6 V: external power supply for marked I/Os. V_{DDIO2} is provided externally through the VDDIO2 pin. The V_{DDIO2} voltage level is completely independent from V_{DD} or V_{DDA}, but it must not be provided without a valid supply on V_{DD}. The V_{DDIO2} supply is monitored and compared with the internal reference voltage (V_{REFINT}). When the V_{DDIO2} is below this threshold, all the I/Os supplied from this rail are disabled by hardware. The output of this comparator is connected to EXTI line 31 and it can be used to generate an interrupt. Refer to the pinout diagrams or tables for concerned I/Os list.
- V_{BAT} = 1.65 to 3.6 V: power supply for RTC, external clock 32 kHz oscillator and backup registers (through power switch) when V_{DD} is not present.

For more details on how to connect power pins, refer to *Figure 13: Power supply scheme*.

3.5.2 Power supply supervisors

The device has integrated power-on reset (POR) and power-down reset (PDR) circuits. They are always active, and ensure proper operation above a threshold of 2 V. The device remains in reset mode when the monitored supply voltage is below a specified threshold, $V_{POR/PDR}$, without the need for an external reset circuit.

- The POR monitors only the V_{DD} supply voltage. During the startup phase it is required that V_{DDA} should arrive first and be greater than or equal to V_{DD}.
- The PDR monitors both the V_{DD} and V_{DDA} supply voltages, however the V_{DDA} power supply supervisor can be disabled (by programming a dedicated Option bit) to reduce the power consumption if the application design ensures that V_{DDA} is higher than or equal to V_{DD}.

The device features an embedded programmable voltage detector (PVD) that monitors the V_{DD} power supply and compares it to the V_{PVD} threshold. An interrupt can be generated when V_{DD} drops below the V_{PVD} threshold and/or when V_{DD} is higher than the V_{PVD}



sensor, voltage reference, VBAT voltage measurement) channels and performs conversions in single-shot or scan modes. In scan mode, automatic conversion is performed on a selected group of analog inputs.

The ADC can be served by the DMA controller.

An analog watchdog feature allows very precise monitoring of the converted voltage of one, some or all selected channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.

3.10.1 Temperature sensor

The temperature sensor (TS) generates a voltage $\mathsf{V}_{\mathsf{SENSE}}$ that varies linearly with temperature.

The temperature sensor is internally connected to the ADC_IN16 input channel which is used to convert the sensor output voltage into a digital value.

The sensor provides good linearity but it has to be calibrated to obtain good overall accuracy of the temperature measurement. As the offset of the temperature sensor varies from chip to chip due to process variation, the uncalibrated internal temperature sensor is suitable for applications that detect temperature changes only.

To improve the accuracy of the temperature sensor measurement, each device is individually factory-calibrated by ST. The temperature sensor factory calibration data are stored by ST in the system memory area, accessible in read-only mode.

| Calibration value name | Description | Memory address | | |
|------------------------|--|---------------------------|--|--|
| TS_CAL1 | TS ADC raw data acquired at a temperature of 30 °C (\pm 5 °C), V _{DDA} = 3.3 V (\pm 10 mV) | 0x1FFF F7B8 - 0x1FFF F7B9 | | |
| TS_CAL2 | TS ADC raw data acquired at a temperature of 110 °C (\pm 5 °C), V _{DDA} = 3.3 V (\pm 10 mV) | 0x1FFF F7C2 - 0x1FFF F7C3 | | |

Table 3. Temperature sensor calibration values

3.10.2 Internal voltage reference (V_{REFINT})

The internal voltage reference (V_{REFINT}) provides a stable (bandgap) voltage output for the ADC. V_{REFINT} is internally connected to the ADC_IN17 input channel. The precise voltage of V_{REFINT} is individually measured for each part by ST during production test and stored in the system memory area. It is accessible in read-only mode.

| Table 4 | . Internal | voltage | reference | calibration | values |
|---------|------------|---------|-----------|-------------|--------|
|---------|------------|---------|-----------|-------------|--------|

| Calibration value name | Description | Memory address |
|------------------------|--|---------------------------|
| VREFINT_CAL | Raw data acquired at a temperature of 30 °C (± 5 °C), V _{DDA} = 3.3 V (± 10 mV) | 0x1FFF F7BA - 0x1FFF F7BB |



from the CPU clock, allowing the I2C1 to wake up the MCU from Stop mode on address match.

The I2C peripheral can be served by the DMA controller.

| Table 9. STM32F042x4/x6 I ² C implementation | | | | | | | | |
|--|------|--|--|--|--|--|--|--|
| I ² C features ⁽¹⁾ | I2C1 | | | | | | | |
| 7-bit addressing mode | Х | | | | | | | |
| 10-bit addressing mode | Х | | | | | | | |
| Standard mode (up to 100 kbit/s) | Х | | | | | | | |
| Fast mode (up to 400 kbit/s) | Х | | | | | | | |
| Fast Mode Plus with 20 mA output drive I/Os (up to 1 Mbit/s) | х | | | | | | | |
| Independent clock | Х | | | | | | | |
| SMBus | Х | | | | | | | |
| Wakeup from STOP | Х | | | | | | | |

1. X = supported.

3.15 Universal synchronous/asynchronous receiver/transmitter (USART)

The device embeds two universal synchronous/asynchronous receivers/transmitters (USART1, USART2) which communicate at speeds of up to 6 Mbit/s.

They provide hardware management of the CTS, RTS and RS485 DE signals, multiprocessor communication mode, master synchronous communication and single-wire half-duplex communication mode. USART1 supports also SmartCard communication (ISO 7816), IrDA SIR ENDEC, LIN Master/Slave capability and auto baud rate feature, and has a clock domain independent of the CPU clock, allowing to wake up the MCU from Stop mode.

The USART interfaces can be served by the DMA controller.

| USART modes/features ⁽¹⁾ | USART1 | USART2 |
|---|--------|--------|
| Hardware flow control for modem | Х | Х |
| Continuous communication using DMA | X | Х |
| Multiprocessor communication | X | Х |
| Synchronous mode | X | Х |
| Smartcard mode | X | - |
| Single-wire half-duplex communication | X | х |
| IrDA SIR ENDEC block | X | - |
| LIN mode | X | - |
| Dual clock domain and wakeup from Stop mode | X | - |
| Receiver timeout interrupt | Х | - |

Table 10. STM32F042x4/x6 USART implementation



4 Pinouts and pin descriptions



Figure 4. UFQFPN48 package pinout





| | | Pin n | umbe | rs | | | | | | Pin functions | | |
|-----------------|---------|--------|----------|----------|----------|--------------------------------------|-------------|---------------|-------|--|-------------------------|--|
| LQFP48/UFQFPN48 | WLCSP36 | LQFP32 | UFQFPN32 | UFQFPN28 | TSSPOP20 | Pin name (function upon reset) | Pin type | I/O structure | Notes | Alternate function | Additional functions | |
| 14 | C3 | 10 | 10 | 10 | 10 | PA4 | I/O | TTa | - | SPI1_NSS, I2S1_WS, TIM14_CH1, TSC_G2_IO1, USART2_CK USB_NOE | ADC_IN4 | |
| 15 | D3 | 11 | 11 | 11 | 11 | PA5 | I/O | ТТа | - | SPI1_SCK, I2S1_CK, CEC, TIM2_CH1_ETR, TSC_G2_IO2 | ADC_IN5 | |
| 16 | E3 | 12 | 12 | 12 | 12 | PA6 | I/O | TTa | - | SPI1_MISO, I2S1_MCK, TIM3_CH1, TIM1_BKIN, TIM16_CH1, TSC_G2_IO3, EVENTOUT | ADC_IN6 | |
| 17 | F4 | 13 | 13 | 13 | 13 | PA7 | I/O | TTa | - | SPI1_MOSI, I2S1_SD, TIM3_CH2, TIM14_CH1, TIM1_CH1N, TIM17_CH1, TSC_G2_IO4, EVENTOUT | ADC_IN7 | |
| 18 | F3 | 14 | 14 | 14 | - | PB0 | I/O | ТТа | - | TIM3_CH3, TIM1_CH2N, TSC_G3_IO2, EVENTOUT | ADC_IN8 | |
| 19 | F2 | 15 | 15 | 15 | 14 | PB1 | I/O | ТТа | - | TIM3_CH4, TIM14_CH1, TIM1_CH3N, TSC_G3_IO3 | ADC_IN9 | |
| 20 | D2 | - | 16 | - | - | PB2 | I/O | FT | - | TSC_G3_IO4 | - | |
| 21 | - | - | - | - | - | PB10 | I/O | FTf | - | SPI2_SCK, CEC, TSC_SYNC, TIM2_CH3, I2C1_SCL | - | |
| 22 | - | - | - | - | - | PB11 | I/O | FTf | - | TIM2_CH4, EVENTOUT, I2C1_SDA | - | |
| 23 | F1 | 16 | 0 | 16 | 15 | VSS | S | - | - | Ground | | |
| 24 | - | - | - | 17 | 16 | VDD | S | - | - | Digital power su | ipply | |
| 25 | - | - | _ | - | - | PB12 | I/O | FT | - | TIM1_BKIN, SPI2_NSS, EVENTOUT | - | |

| Table | 13. | STM3 | 2F042> | (pin | d | efinit | ions | (continued) |
|-------|-----|------|--------|-------|---|--------|------|-------------|
| | | | | | _ | | | |



| | l | Pin n | umbe | rs | | | | | | Pin functions | | | |
|-----------------|---------|--------|----------|-------------------|-------------------|--------------------------------------|-------------|---------------|------------|---|-------------------------|--|--|
| LQFP48/UFQFPN48 | WLCSP36 | LQFP32 | UFQFPN32 | UFQFPN28 | TSSPOP20 | Pin name (function upon reset) | Pin type | I/O structure | Notes | Alternate function | Additional functions | | |
| 26 | - | - | - | - | - | PB13 | I/O | FTf | - | SPI2_SCK, TIM1_CH1N, I2C1_SCL | - | | |
| 27 | - | - | - | - | - | PB14 | I/O | FTf | - | SPI2_MISO, TIM1_CH2N, I2C1_SDA | - | | |
| 28 | - | - | - | - | - | PB15 | I/O | FT | - | SPI2_MOSI, TIM1_CH3N | WKUP7, RTC_REFIN | | |
| 29 | E2 | 18 | 18 | - | - | PA8 | I/O | FT | (4) | USART1_CK, TIM1_CH1, EVENTOUT, MCO, CRS_SYNC | - | | |
| 30 | D1 | 19 | 19 | 19 | 17 | PA9 | I/O | FTf | (4) | USART1_TX, TIM1_CH2, TSC_G4_IO1, I2C1_SCL | - | | |
| 31 | C1 | 20 | 20 | 20 | 18 | PA10 | I/O | FTf | (4) | USART1_RX, TIM1_CH3, TIM17_BKIN, TSC_G4_IO2, I2C1_SDA | - | | |
| 32 | C2 | 21 | 21 | 19 ⁽⁵⁾ | 17 ⁽⁵⁾ | PA11 | I/O | FTf | (4) | CAN_RX, USART1_CTS, TIM1_CH4, TSC_G4_IO3, EVENTOUT, I2C1_SCL | USB_DM | | |
| 33 | A1 | 22 | 22 | 20 ⁽⁵⁾ | 18 ⁽⁵⁾ | PA12 | I/O | FTf | (4) | CAN_TX,USART1_RTS, TIM1_ETR, TSC_G4_IO4, EVENTOUT, I2C1_SDA | USB_DP | | |
| 34 | B1 | 23 | 23 | 21 | 19 | PA13 | I/O | FT | (4) (6) | IR_OUT, SWDIO USB_NOE | - | | |
| 35 | - | - | - | - | - | VSS | S | - | - | Ground | | | |
| 36 | E1 | 17 | 17 | 18 | 16 | VDDIO2 | S | - | - | Digital power su | upply | | |
| 37 | B2 | 24 | 24 | 22 | 20 | PA14 | I/O | FT | (4) (6) | USART2_TX, SWCLK | - | | |

| Table 13. | STM32F042x | nin | definitions | (continued) |
|-----------|------------|------|-------------|-------------|
| | | piii | acimitions | Commuca |



| | | Pin n | umbe | rs | | | | | | Pin function | IS |
|-----------------|---------|--------|----------|----------|----------|--------------------------------------|-------------|--------------------------|---|---|-------------------------|
| LQFP48/UFQFPN48 | WLCSP36 | LQFP32 | UFQFPN32 | UFQFPN28 | TSSPOP20 | Pin name (function upon reset) | Pin type | Pin adv I/O structure | | Alternate function | Additional functions |
| 46 | - | - | - | - | - | PB9 | I/O | FTf | - | SPI2_NSS, I2C1_SDA, IR_OUT, TIM17_CH1, - EVENTOUT, CAN_TX | |
| 47 | - | 32 | 0 | - | - | VSS | S | - | - | Ground | |
| 48 | A5 | 1 | 1 | - | - | VDD | S | - | - | Digital power su | ipply |

Table 13. STM32F042x pin definitions (continued)

 PC13, PC14 and PC15 are supplied through the power switch. Since the switch only sinks a limited amount of current (3 mA), the use of GPIOs PC13 to PC15 in output mode is limited:
 The speed should not exceed 2 MHz with a maximum load of 30 pF.

- These GPIOs must not be used as current sources (e.g. to drive an LED).

 After the first RTC domain power-up, PC13, PC14 and PC15 operate as GPIOs. Their function then depends on the content of the RTC registers which are not reset by the system reset. For details on how to manage these GPIOs, refer to the RTC domain and RTC register descriptions in the reference manual.

3. Distinct VSSA pin is only available on 48-pin packages. On all other packages, the pin number corresponds to the VSS pin to which VSSA pad of the silicon die is connected.

4. PA8, PA9, PA10, PA11, PA12, PA13, PA14 and PA15 I/Os are supplied by VDDIO2.

5. Pin pair PA11/12 can be remapped in place of pin pair PA9/10 using SYSCFG_CFGR1 register.

6. After reset, these pins are configured as SWDIO and SWCLK alternate functions, and the internal pull-up on the SWDIO pin and the internal pull-down on the SWCLK pin are activated.



6.1.7 Current consumption measurement



Figure 14. Current consumption measurement scheme



On-chip peripheral current consumption

The current consumption of the on-chip peripherals is given in *Table 32*. The MCU is placed under the following conditions:

- All I/O pins are in analog mode
- All peripherals are disabled unless otherwise mentioned
- The given value is calculated by measuring the current consumption
 - with all peripherals clocked off
 - with only one peripheral clocked on
- Ambient operating temperature and supply voltage conditions summarized in *Table 18: Voltage characteristics*

| | Peripheral | Typical consumption at 25 °C | Unit | | | |
|-----|--------------------------|------------------------------|--------|--|--|--|
| | BusMatrix ⁽¹⁾ | 2.2 | | | | |
| | CRC | 1.9 | | | | |
| | DMA | 5.1 | | | | |
| | Flash memory interface | 15.0 | | | | |
| | GPIOA | 8.2 | µA/MHz | | | |
| AHB | GPIOB | 7.7 | | | | |
| | GPIOC | 2.1 | | | | |
| | GPIOF | 1.8 | | | | |
| | SRAM | 1.1 | | | | |
| | TSC | 4.9 | | | | |
| | All AHB peripherals | 49.8 | | | | |

Table 32. Peripheral current consumption



High-speed external clock generated from a crystal/ceramic resonator

The high-speed external (HSE) clock can be supplied with a 4 to 32 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on design simulation results obtained with typical external components specified in *Table 36*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

| Symbol | Parameter | Conditions ⁽¹⁾ | Min ⁽²⁾ | Тур | Max ⁽²⁾ | Unit |
|-------------------------------------|--|---|--------------------|-----|--------------------|------|
| f _{OSC_IN} | Oscillator frequency | - | 4 | 8 | 32 | MHz |
| R _F | Feedback resistor | - | - | 200 | - | kΩ |
| | | During startup ⁽³⁾ | - | - | 8.5 | |
| | | V _{DD} = 3.3 V, Rm = 30 Ω, CL = 10 pF@8 MHz | - | 0.4 | - | |
| | | V _{DD} = 3.3 V, Rm = 45 Ω, CL = 10 pF@8 MHz | - | 0.5 | - | |
| I _{DD} | HSE current consumption | V _{DD} = 3.3 V, Rm = 30 Ω, CL = 5 pF@32 MHz | - | 0.8 | - | mA |
| | | V _{DD} = 3.3 V, Rm = 30 Ω, CL = 10 pF@32 MHz | - | 1 | - | |
| | | V _{DD} = 3.3 V, Rm = 30 Ω, CL = 20 pF@32 MHz | - | 1.5 | - | |
| 9 _m | Oscillator transconductance Startup | | 10 | - | - | mA/V |
| t _{SU(HSE)} ⁽⁴⁾ | Startup time V _{DD} is stabilized | | - | 2 | - | ms |

| | Table 36. | HSE | oscillator | characteristics |
|--|-----------|-----|------------|-----------------|
|--|-----------|-----|------------|-----------------|

1. Resonator characteristics given by the crystal/ceramic resonator manufacturer.

2. Guaranteed by design, not tested in production.

3. This consumption level occurs during the first 2/3 of the $t_{\mbox{SU(HSE)}}$ startup time

4. t_{SU(HSE)} is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer

For C_{L1} and C_{L2} , it is recommended to use high-quality external ceramic capacitors in the 5 pF to 20 pF range (Typ.), designed for high-frequency applications, and selected to match the requirements of the crystal or resonator (see *Figure 17*). C_{L1} and C_{L2} are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of C_{L1} and C_{L2} . PCB and MCU pin capacitance must be included (10 pF can be used as a rough estimate of the combined pin and board capacitance) when sizing C_{L1} and C_{L2} .

Note: For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.



4



Figure 22. TC and TTa I/O input characteristics

Figure 23. Five volt tolerant (FT and FTf) I/O input characteristics



STM32F042x4 STM32F042x6

ADC Accuracy vs. Negative Injection Current: Injecting negative current on any of the standard (non-robust) analog input 2. pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to standard analog pins which may potentially inject negative current Any positive injection current within the limits specified for I_{INJ(PIN)} and ΣI_{INJ(PIN)} in Section 6.3.14 does not affect the ADC

accuracy.

- Better performance may be achieved in restricted V_{DDA}, frequency and temperature ranges. 3.
- 4. Data based on characterization results, not tested in production.



Figure 26. ADC accuracy characteristics



Figure 27. Typical connection diagram using the ADC



- Refer to Table 54: ADC characteristics for the values of R_{AIN} , R_{ADC} and C_{ADC} . 1.
- $C_{parasitic}$ represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (roughly 7 pF). A high $C_{parasitic}$ value will downgrade conversion accuracy. To remedy this, f_{ADC} should be reduced. 2.

General PCB design guidelines

Power supply decoupling should be performed as shown in Figure 13: Power supply scheme. The 10 nF capacitor should be ceramic (good quality) and it should be placed as close as possible to the chip.





Figure 32. I²S master timing diagram (Philips protocol)

- 1. Data based on characterization results, not tested in production.
- 2. LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.



Device marking

The following figure gives an example of topside marking orientation versus ball A1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.





 Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering Samples to run qualification activity.



Device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.





 Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering Samples to run qualification activity.

7.5 UFQFPN32 package information

UFQFPN32 is a 32-pin, 5x5 mm, 0.5 mm pitch ultra-thin fine-pitch quad flat package.



Device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.



Figure 50. UFQFPN28 package marking example

 Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering Samples to run qualification activity.



7.7 TSSOP20 package information

TSSOP20 is a 20-lead thin shrink small-outline, 6.5 x 4.4 mm, 0.65 mm pitch, package.



Figure 51.TSSOP20 package outline

1. Drawing is not to scale.

| Symbol | millimeters | | | inches ⁽¹⁾ | | |
|-------------------|-------------|-------|-------|-----------------------|--------|--------|
| Symbol | Min. | Тур. | Max. | Min. | Тур. | Max. |
| А | - | - | 1.200 | - | - | 0.0472 |
| A1 | 0.050 | - | 0.150 | 0.0020 | - | 0.0059 |
| A2 | 0.800 | 1.000 | 1.050 | 0.0315 | 0.0394 | 0.0413 |
| b | 0.190 | - | 0.300 | 0.0075 | - | 0.0118 |
| С | 0.090 | - | 0.200 | 0.0035 | - | 0.0079 |
| D ⁽²⁾ | 6.400 | 6.500 | 6.600 | 0.2520 | 0.2559 | 0.2598 |
| E | 6.200 | 6.400 | 6.600 | 0.2441 | 0.2520 | 0.2598 |
| E1 ⁽³⁾ | 4.300 | 4.400 | 4.500 | 0.1693 | 0.1732 | 0.1772 |
| е | - | 0.650 | - | - | 0.0256 | - |
| L | 0.450 | 0.600 | 0.750 | 0.0177 | 0.0236 | 0.0295 |

 Table 73. TSSOP20 package mechanical data



7.8 Thermal characteristics

The maximum chip junction temperature (T_Jmax) must never exceed the values given in *Table 21: General operating conditions*.

The maximum chip-junction temperature, $T_{\rm J}$ max, in degrees Celsius, may be calculated using the following equation:

$$T_J max = T_A max + (P_D max x \Theta_{JA})$$

Where:

- T_A max is the maximum ambient temperature in °C,
- Θ_{JA} is the package junction-to-ambient thermal resistance, in °C/W,
- P_D max is the sum of P_{INT} max and P_{I/O} max (P_D max = P_{INT} max + P_{I/O}max),
- P_{INT} max is the product of I_{DD} and V_{DD}, expressed in Watts. This is the maximum chip internal power.

 $\mathsf{P}_{I\!/\!O}$ max represents the maximum power dissipation on output pins where:

 $\mathsf{P}_{\mathsf{I/O}} \max = \Sigma \; (\mathsf{V}_{\mathsf{OL}} \times \mathsf{I}_{\mathsf{OL}}) + \Sigma \; ((\mathsf{V}_{\mathsf{DDIOx}} - \mathsf{V}_{\mathsf{OH}}) \times \mathsf{I}_{\mathsf{OH}}),$

taking into account the actual V_{OL} / I_{OL} and V_{OH} / I_{OH} of the I/Os at low and high level in the application.

| Symbol | Parameter | Value | Unit |
|-----------------|--|-------|------|
| Θ _{JA} | Thermal resistance junction-ambient LQFP48 - 7 mm x 7 mm | 55 | |
| | Thermal resistance junction-ambient UFQFPN48 - 7 mm x 7 mm | 33 | |
| | Thermal resistance junction-ambient WLCSP36 2.6 mm x 2.7 mm | 64 | |
| | Thermal resistance junction-ambient LQFP32 - 7 mm x 7 mm | 57 | °C/W |
| | Thermal resistance junction-ambient UFQFPN32 - 5 mm x 5 mm | 38 | |
| | Thermal resistance junction-ambient UFQFPN28 - 4 mm x 4 mm | 118 | |
| | Thermal resistance junction-ambient TSSOP20 - 6.5 mm x 6.4 mm | 76 | |

Table 74. Package thermal characteristics

7.8.1 Reference document

JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (Still Air). Available from www.jedec.org

7.8.2 Selecting the product temperature range

When ordering the microcontroller, the temperature range is specified in the ordering information scheme shown in *Section 8: Ordering information*.



Each temperature range suffix corresponds to a specific guaranteed ambient temperature at maximum dissipation and, to a specific maximum junction temperature.

As applications do not commonly use the STM32F042x4/x6 at maximum dissipation, it is useful to calculate the exact power consumption and junction temperature to determine which temperature range will be best suited to the application.

The following examples show how to calculate the temperature range needed for a given application.



| Date | Revision | Changes | | |
|---------------|----------|--|--|--|
| | | Section 3: Functional overview: - Figure 2: Clock tree modified Section 4: Pinouts and pin descriptions: - Package pinout figures updated (look and feel) - Figure 5: WLCSP36 package pinout- now presented in top view | | |
| 16-Dec-2015 | 4 | Table 13: STM32F042x pin definitions - note 3 added; CIMP1_OUT and USART4_CTS removed Table 15: Alternate functions selected through GPIOB_AFR registers for port B - change of I2C2_SDA and I2C2_SCL to I2C1_SDA and I2C1_SCL | | |
| | | Section 5: Memory mapping: Table 17: STM32F042x4/x6 peripheral register boundary addresses change of "SYSCFG + COMP" to "SYSCFG" Section 6: Electrical characteristics: Table 50: I/O static characteristics- removed note Section 6.3.16: 12-bit ADC characteristics - changed introductory sentence Section 7: Package information: Figure 49: Recommended footprint for UFQFPN28 package distance between corner pads added | | |
| 10-Jan-2017 5 | | Section 6: Electrical characteristics: Table 37: LSE oscillator characteristics (fLSE = 32.768 kHz) - information on configuring different drive capabilities removed. See the corresponding reference manual. Table 25: Embedded internal reference voltage - V_{REFINT} values Figure 28: SPI timing diagram - slave mode and CPHA = 0 and Figure 29: SPI timing diagram - slave mode and CPHA = 1 enhanced and corrected Section 8: Ordering information: The name of the section changed from the previous "Part numbering" | | |

| Table 76. | Document | revision | history | (continued) |
|-----------|----------|-----------|---------|-------------|
| | Document | 164131011 | matory | (continueu) |



