

Welcome to [E-XFL.COM](https://www.e-xfl.com)

Understanding **Embedded - FPGAs (Field Programmable Gate Array)**

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

Details	
Product Status	Active
Number of LABs/CLBs	-
Number of Logic Elements/Cells	109000
Total RAM Bits	7782400
Number of I/O	170
Number of Gates	-
Voltage - Supply	0.97V ~ 1.08V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (Tj)
Package / Case	325-LFBGA, FCBGA
Supplier Device Package	325-FCBGA (11x11)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/mpf100tls-fcsg325i

7.3.2	SRAM Blocks	41
7.4	Transceiver Switching Characteristics	42
7.4.1	Transceiver Performance	42
7.4.2	Transceiver Reference Clock Performance	42
7.4.3	Transceiver Reference Clock I/O Standards	43
7.4.4	Transceiver Interface Performance	44
7.4.5	Transmitter Performance	44
7.4.6	Receiver Performance	47
7.5	Transceiver Protocol Characteristics	48
7.5.1	PCI Express	48
7.5.2	Interlaken	49
7.5.3	10GbE (10GBASE-R, and 10GBASE-KR)	49
7.5.4	1GbE (1000BASE-T)	50
7.5.5	SGMII and QSGMII	50
7.5.6	SDI	50
7.5.7	CPRI	51
7.5.8	JESD204B	51
7.6	Non-Volatile Characteristics	51
7.6.1	FPGA Programming Cycle and Retention	52
7.6.2	FPGA Programming Time	52
7.6.3	FPGA Bitstream Sizes	53
7.6.4	Digest Cycles	53
7.6.5	Digest Time	54
7.6.6	Zeroization Time	55
7.6.7	Verify Time	57
7.6.8	Authentication Time	58
7.6.9	Secure NVM Performance	58
7.6.10	Secure NVM Programming Cycles	59
7.7	System Services	59
7.7.1	System Services Throughput Characteristics	59
7.8	Fabric Macros	60
7.8.1	UJTAG Switching Characteristics	60
7.8.2	UJTAG_SEC Switching Characteristics	61
7.8.3	USPI Switching Characteristics	62
7.8.4	Tamper Detectors	62
7.8.5	System Controller Suspend Switching Characteristics	64
7.8.6	Dynamic Reconfiguration Interface	64
7.9	Power-Up to Functional Timing	64
7.9.1	Power-On (Cold) Reset Initialization Sequence	64
7.9.2	Warm Reset Initialization Sequence	65
7.9.3	Power-On Reset Voltages	66

1 Revision History

The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the most current publication.

1.1 Revision 1.3

Revision 1.3 was published in June 2018. The following is a summary of changes.

- The System Services section was updated. For more information, see [System Services \(see page 59\)](#).
- The Non-Volatile Characteristics section was updated. For more information, see [Non-Volatile Characteristics \(see page 51\)](#).
- The Fabric Macros section was updated. For more information, see [Fabric Macros \(see page 60\)](#).
- The Transceiver Switching Characteristics section was updated. For more information, see [Transceiver Switching Characteristics \(see page 42\)](#).

1.2 Revision 1.2

Revision 1.2 was published in June 2018. The following is a summary of changes.

- The datasheet has moved to preliminary status. Every table has been updated.

1.3 Revision 1.1

Revision 1.1 was published in August 2017. The following is a summary of changes.

- LVDS specifications changed to 1.25G. For more information, see [HSIO Maximum Input Buffer Speed](#) and [HSIO Maximum Output Buffer Speed](#).
- LVDS18, LVDS25/LVDS33, and LVDS25 specifications changed to 800 Mbps. For more information, see [I/O Standards Specifications](#).
- A note was added indicating a zeroization cycle counts as a programming cycle. For more information, see [Non-Volatile Characteristics](#).
- A note was added defining power down conditions for programming recovery conditions. For more information, see [Power-Supply Ramp Times](#).

1.4 Revision 1.0

Revision 1.0 was the first publication of this document.

2 Overview

This datasheet describes PolarFire® FPGA device characteristics with industrial temperature range (–40 °C to 100 °C T_J) and extended commercial temperature range (0 °C to 100 °C T_J). The devices are provided with a standard speed grade (STD) and a –1 speed grade with higher performance. The FPGA core supply V_{DD} can operate at 1.0 V for lower-power or 1.05 V for higher performance. Similarly, the transceiver core supply V_{DDA} can also operate at 1.0 V or 1.05 V. Users select the core operating voltage while creating the Libero project.

6.2.1 DC Characteristics over Recommended Operating Conditions

The following table lists the DC characteristics over recommended operating conditions.

Table 5 • DC Characteristics over Recommended Operating Conditions

Parameter	Symbol	Min	Max	Unit	Condition
Input pin capacitance ¹	C _{IN} (dedicated GPIO)		5.6	pf	
	C _{IN} (GPIO)		5.6	pf	
	C _{IN} (HSIO)		2.8	pf	
Input or output leakage current per pin	I _L (GPIO)		10	μA	I/O disabled, high – Z
	I _L (HSIO)		10	μA	I/O disabled, high – Z
Input rise time (10%–90% of V _{DDIX}) ^{2, 3, 4}	T _{RISE}	0.66	2.64	ns	V _{DDIX} = 3.3 V
Input rise time (10%–90% of V _{DDIX}) ^{2, 3, 4}		0.50	2.00	ns	V _{DDIX} = 2.5 V
Input rise time (10%–90% of V _{DDIX}) ^{2, 3, 4}		0.36	1.44	ns	V _{DDIX} = 1.8 V
Input rise time (10%–90% of V _{DDIX}) ^{2, 3, 4}		0.30	1.20	ns	V _{DDIX} = 1.5 V
Input rise time (10%–90% of V _{DDIX}) ^{2, 3, 4}		0.24	0.96	ns	V _{DDIX} = 1.2 V
Input fall time (90%–10% of V _{DDIX}) ^{2, 3, 4}	T _{FALL}	0.66	2.64	ns	V _{DDIX} = 3.3 V
Input fall time (90%–10% of V _{DDIX}) ^{2, 3, 4}		0.50	2.00	ns	V _{DDIX} = 2.5 V
Input fall time (90%–10% of V _{DDIX}) ^{2, 3, 4}		0.36	1.44	ns	V _{DDIX} = 1.8 V
Input fall time (90%–10% of V _{DDIX}) ^{2, 3, 4}		0.30	1.20	ns	V _{DDIX} = 1.5 V
Input fall time (90%–10% of V _{DDIX}) ^{2, 3, 4}		0.24	0.96	ns	V _{DDIX} = 1.2 V
Pad pull-up when V _{IN} = 0 ⁵	I _{PU}	137	220	μA	V _{DDIX} = 3.3 V
Pad pull-up when V _{IN} = 0 ⁵		102	166	μA	V _{DDIX} = 2.5 V
Pad pull-up when V _{IN} = 0		68	115	μA	V _{DDIX} = 1.8 V
Pad pull-up when V _{IN} = 0		51	88	μA	V _{DDIX} = 1.5 V
Pad pull-up when V _{IN} = 0 ⁶		29	73	μA	V _{DDIX} = 1.35 V
Pad pull-up when V _{IN} = 0		16	46	μA	V _{DDIX} = 1.2 V
Pad pull-down when V _{IN} = 3.3 V ⁵	I _{PD}	65	187	μA	V _{DDIX} = 3.3 V
Pad pull-down when V _{IN} = 2.5 V ⁵		63	160	μA	V _{DDIX} = 2.5 V
Pad pull-down when V _{IN} = 1.8 V		60	117	μA	V _{DDIX} = 1.8 V
Pad pull-down when V _{IN} = 1.5 V		57	95	μA	V _{DDIX} = 1.5 V
Pad pull-down when V _{IN} = 1.35 V		52	86	μA	V _{DDIX} = 1.35 V
Pad pull-down when V _{IN} = 1.2 V		47	79	μA	V _{DDIX} = 1.2 V

1. Represents the die input capacitance at the pad not the package.
2. Voltage ramp must be monotonic.
3. Numbers based on rail-to-rail input signal swing and minimum 1 V/ns and maximum 4 V/ns. These are to be used for input delay measurement consistency.
4. I/O signal standards with smaller than rail-to-rail input swings can use a nominal value of 200 ps 20%–80% of swing and maximum value of 500 ps 20%–80% of swing.
5. GPIO only.

6.2.2 Maximum Allowed Overshoot and Undershoot

During transitions, input signals may overshoot and undershoot the voltage shown in the following table. Input currents must be limited to less than 100 mA per latch-up specifications.

Table 13 • DC Output Levels

I/O Standard	V _{DDI} Min (V)	V _{DDI} Typ (V)	V _{DDI} Max (V)	V _{OL} Min (V)	V _{OL} Max (V)	V _{OH} Min (V)	V _{OH} Max (V)	I _{OL} ^{2,6} mA	I _{OH} ^{2,6} mA
PCI ¹	3.15	3.3	3.45		0.1 x V _{DDI}	0.9 x V _{DDI}		1.5	0.5
LVTTTL	3.15	3.3	3.45		0.4	2.4			
LVC MOS33	3.15	3.3	3.45		0.4	V _{DDI} – 0.4			
LVC MOS25	2.375	2.5	2.625		0.4	V _{DDI} – 0.4			
LVC MOS18	1.71	1.8	1.89		0.45	V _{DDI} – 0.45			
LVC MOS15	1.425	1.5	1.575		0.25 x V _{DDI}	0.75 x V _{DDI}			
LVC MOS12	1.14	1.2	1.26		0.25 x V _{DDI}	0.75 x V _{DDI}			
SSTL25I ³	2.375	2.5	2.625		V _{TT} – 0.608	V _{TT} + 0.608		8.1	8.1
SSTL25II ³	2.375	2.5	2.625		V _{TT} – 0.810	V _{TT} + 0.810		16.2	16.2
SSTL18I ³	1.71	1.8	1.89		V _{TT} – 0.603	V _{TT} + 0.603		6.7	6.7
SSTL18II ³	1.71	1.8	1.89		V _{TT} – 0.603	V _{TT} + 0.603		13.4	13.4
SSTL15I ⁴	1.425	1.5	1.575		0.2 x V _{DDI}	0.8 x V _{DDI}		V _{OL} /40	(V _{DDI} – V _{OH})/40
SSTL15II ⁴	1.425	1.5	1.575		0.2 x V _{DDI}	0.8 x V _{DDI}		V _{OL} /34	(V _{DDI} – V _{OH})/34
SSTL135I ⁴	1.283	1.35	1.418		0.2 x V _{DDI}	0.8 x V _{DDI}		V _{OL} /40	(V _{DDI} – V _{OH})/40
SSTL135II ⁴	1.283	1.35	1.418		0.2 x V _{DDI}	0.8 x V _{DDI}		V _{OL} /34	(V _{DDI} – V _{OH})/34
HSTL15I	1.425	1.5	1.575		0.4	V _{DDI} – 0.4		8	8
HSTL15II	1.425	1.5	1.575		0.4	V _{DDI} – 0.4		16	16

I/O Standard	Bank Type	VICM_RANGE Libero Setting	V _{ICM} ^{1,3} Min (V)	V _{ICM} ^{1,3} Typ (V)	V _{ICM} ^{1,3} Max (V)	V _{ID} ² Min (V)	V _{ID} Typ (V)	V _{ID} Max (V)
HCSL25 ⁶	GPIO	Mid (default)	0.6	1.25	2.35	0.1	0.55	1.1
		Low	0.05	0.35	0.8	0.1	0.55	1.1
HCSL18 ⁵	HSIO	Mid (default)	0.6	1.0	1.65	0.1	0.55	1.1
		Low	0.05	0.4	0.8	0.1	0.55	1.1
BUSLVDSE25	GPIO	Mid (default)	0.6	1.25	2.35	0.05	0.1	V _{DDIn}
		Low	0.05	0.4	0.8	0.05	0.1	V _{DDIn}
MLVDSE25	GPIO	Mid (default)	0.6	1.25	2.35	0.05	0.35	2.4
		Low	0.05	0.4	0.8	0.05	0.35	2.4
LVPECL33	GPIO	Mid (default)	0.6	1.65	2.35	0.05	0.8	2.4
		Low	0.05	0.4	0.8	0.05	0.8	2.4
LVPECLE33	GPIO	Mid (default)	0.6	1.65	2.35	0.05	0.8	2.4
		Low	0.05	0.4	0.8	0.05	0.8	2.4
MIPI25	GPIO	Mid (default)	0.6	1.25	2.35	0.05	0.2	0.3
		Low	0.05	0.2	0.8	0.05	0.2	0.3

- V_{ICM} is the input common mode.
- V_{ID} is the input differential voltage.
- V_{ICM} rules are as follows:
 - V_{ICM} must be less than V_{DDI} – 0.4 V;
 - V_{ICM} + V_{ID}/2 must be <V_{DDI} + 0.4 V;
 - V_{ICM} – V_{ID}/2 must be >V_{SS} – 0.3 V;
 - Any differential input with V_{ICM} ≤ 0.6 V requires the low common mode setting in Libero (VICM_RANGE=LOW).
- V_{DDI} = 1.8 V, V_{DDAUX} = 2.5 V.
- HSIO receiver only.
- GPIO receiver only.

Table 15 • Differential DC Output Levels

I/O Standard	Bank Type	V _{ocm} ¹ Min (V)	V _{ocm} Typ (V)	V _{ocm} Max (V)	V _{od} ² Min (V)	V _{od} ² Typ (V)	V _{od} ² Max (V)
LVDS33	GPIO		1.2		0.25	0.35	0.45
LVDS25	GPIO		1.2		0.25	0.35	0.45
LCMDS33	GPIO		0.6		0.25	0.35	0.45
LCMDS25	GPIO		0.6		0.25	0.35	0.45
RSDS33	GPIO		1.2		0.17	0.2	0.23
RSDS25	GPIO		1.2		0.17	0.2	0.23
MINILVDS33	GPIO		1.2		0.3	0.4	0.6
MINILVDS25	GPIO		1.2		0.3	0.4	0.6
SUBLVDS33	GPIO		0.9		0.1	0.15	0.3
SUBLVDS25	GPIO		0.9		0.1	0.15	0.3
PPDS33	GPIO		0.8		0.17	0.2	0.23
PPDS25	GPIO		0.8		0.17	0.2	0.23
SLVSE15 ³	GPIO, HSIO		0.2		0.12	0.135	0.15
BUSLVDSE25 ³	GPIO		1.25		0.24	0.262	0.272

Min (%)	Typ	Max (%)	Unit	Condition
-20	60	20	Ω	$V_{DDI} = 1.2\text{ V}$
-20	120	20	Ω	$V_{DDI} = 1.2\text{ V}$

Note: Thevenin impedance is calculated based on independent P and N as measured at 50% of V_{DDI} . For 50 Ω /75 Ω /150 Ω cases, nearest supported values of 40 Ω /60 Ω /120 Ω are used.

Table 19 • Single-Ended Termination to VDDI (Internal Parallel Termination to VDDI)

Min (%)	Typ	Max (%)	Unit	Condition
-20	34	20	Ω	$V_{DDI} = 1.2\text{ V}$
-20	40	20	Ω	$V_{DDI} = 1.2\text{ V}$
-20	48	20	Ω	$V_{DDI} = 1.2\text{ V}$
-20	60	20	Ω	$V_{DDI} = 1.2\text{ V}$
-20	80	20	Ω	$V_{DDI} = 1.2\text{ V}$
-20	120	20	Ω	$V_{DDI} = 1.2\text{ V}$
-20	240	20	Ω	$V_{DDI} = 1.2\text{ V}$

Note: Measured at 80% of V_{DDI} .

Table 20 • Single-Ended Termination to VSS (Internal Parallel Termination to VSS)

Min (%)	Typ	Max (%)	Unit	Condition
-20	120	20	Ω	$V_{DDI} = 1.8\text{ V}/1.5\text{ V}$
-20	240	20	Ω	$V_{DDI} = 1.8\text{ V}/1.5\text{ V}$
-20	120	20	Ω	$V_{DDI} = 1.2\text{ V}$
-20	240	20	Ω	$V_{DDI} = 1.2\text{ V}$

Note: Measured at 50% of V_{DDI} .

6.3.5 GPIO On-Die Termination

The following table lists the on-die termination calibration accuracy specifications for GPIO bank.

Table 21 • On-Die Termination Calibration Accuracy Specifications for GPIO Bank

Parameter	Description	Min (%)	Typ	Max (%)	Unit	Condition
Differential termination ¹	Internal differential termination	-20	100	20	Ω	$V_{ICM} < 0.8\text{ V}$
		-20	100	40	Ω	$0.6\text{ V} < V_{ICM} < 1.65\text{ V}$
		-20	100	80	Ω	$1.4\text{ V} < V_{ICM}$
Single-ended thevenin termination ^{2,3}	Internal parallel thevenin termination	-40	50	20	Ω	$V_{DDI} = 1.8\text{ V}/1.5\text{ V}$
		-40	75	20	Ω	$V_{DDI} = 1.8\text{ V}$
		-40	150	20	Ω	$V_{DDI} = 1.8\text{ V}$
		-20	20	20	Ω	$V_{DDI} = 1.5\text{ V}$
		-20	30	20	Ω	$V_{DDI} = 1.5\text{ V}$
		-20	40	20	Ω	$V_{DDI} = 1.5\text{ V}$
		-20	60	20	Ω	$V_{DDI} = 1.5\text{ V}$
		-20	120	20	Ω	$V_{DDI} = 1.5\text{ V}$

Standard	Description	V_L^1	V_H^1	V_{ID}^2	V_{ICM}^2	$V_{MEAS}^{3,4}$	$V_{REF}^{1,5}$	Unit
HSUL18I	HSUL 1.8 V Class I	$V_{REF} -$ 0.54	$V_{REF} +$ 0.54			V_{REF}	0.90	V
HSUL18II	HSUL 1.8 V Class II	$V_{REF} -$ 0.54	$V_{REF} +$ 0.54			V_{REF}	0.90	V
HSUL12	HSUL 1.2 V	$V_{REF} -$.22	$V_{REF} +$.22			V_{REF}	0.60	V
POD12I	Pseudo open drain (POD) logic 1.2 V Class I	$V_{REF} -$.15	$V_{REF} +$.15			V_{REF}	0.84	V
POD12II	POD 1.2 V Class II	$V_{REF} -$.15	$V_{REF} +$.15			V_{REF}	0.84	V
LVDS33	Low-voltage differential signaling (LVDS) 3.3 V	$V_{ICM} -$.125	$V_{ICM} +$.125	0.250	1.250	0		V
LVDS25	LVDS 2.5 V	$V_{ICM} -$.125	$V_{ICM} +$.125	0.250	1.250	0		V
LVDS18	LVDS 1.8 V	$V_{ICM} -$.125	$V_{ICM} +$.125	0.250	0.900	0		V
RSDS33	RSDS 3.3 V	$V_{ICM} -$.125	$V_{ICM} +$.125	0.250	1.250	0		V
RSDS25	RSDS 2.5 V	$V_{ICM} -$.125	$V_{ICM} +$.125	0.250	1.250	0		V
RSDS18	RSDS 1.8 V	$V_{ICM} -$.125	$V_{ICM} +$.125	0.250	1.250	0		V
MINILVDS33	Mini-LVDS 3.3 V	$V_{ICM} -$.125	$V_{ICM} +$.125	0.250	1.250	0		V
MINILVDS25	Mini-LVDS 2.5 V	$V_{ICM} -$.125	$V_{ICM} +$.125	0.250	1.250	0		V
MINILVDS18	Mini-LVDS 1.8 V	$V_{ICM} -$.125	$V_{ICM} +$.125	0.250	1.250	0		V
SUBLVDS33	Sub-LVDS 3.3 V	$V_{ICM} -$.125	$V_{ICM} +$.125	0.250	0.900	0		V
SUBLVDS25	Sub-LVDS 2.5 V	$V_{ICM} -$.125	$V_{ICM} +$.125	0.250	0.900	0		V
SUBLVDS18	Sub-LVDS 1.8 V	$V_{ICM} -$.125	$V_{ICM} +$.125	0.250	0.900	0		V
PPDS33	Point-to-point differential signaling 3.3 V	$V_{ICM} -$.125	$V_{ICM} +$.125	0.250	0.800	0		V
PPDS25	PPDS 2.5 V	$V_{ICM} -$.125	$V_{ICM} +$.125	0.250	0.800	0		V
PPDS18	PPDS 1.8 V	$V_{ICM} -$.125	$V_{ICM} +$.125	0.250	0.800	0		V
SLVS33	Scalable low- voltage signaling 3.3 V	$V_{ICM} -$.125	$V_{ICM} +$.125	0.250	0.200	0		V

Standard	Description	V_L^1	V_H^1	V_{ID}^2	V_{CM}^2	$V_{MEAS}^{3,4}$	$V_{REF}^{1,5}$	Unit
HSTL135II	Differential HSTL 1.35 V Class II	$V_{ICM} -$.125	$V_{ICM} +$.125	0.250	0.675	0		V
HSTL12	Differential HSTL 1.2 V	$V_{ICM} -$.125	$V_{ICM} +$.125	0.250	0.600	0		V
HSUL18I	Differential HSUL 1.8 V Class I	$V_{ICM} -$.125	$V_{ICM} +$.125	0.250	0.900	0		V
HSUL18II	Differential HSUL 1.8 V Class II	$V_{ICM} -$.125	$V_{ICM} +$.125	0.250	0.900	0		V
HSUL12	Differential HSUL 1.2 V	$V_{ICM} -$.125	$V_{ICM} +$.125	0.250	0.600	0		V
POD12I	Differential POD 1.2 V Class I	$V_{ICM} -$.125	$V_{ICM} +$.125	0.250	0.600	0		V
POD12II	Differential POD 1.2 V Class II	$V_{ICM} -$.125	$V_{ICM} +$.125	0.250	0.600	0		V
MIPI25	Mobile Industry Processor Interface	$V_{ICM} -$.125	$V_{ICM} +$.125	0.250	0.200	0		V

1. Measurements are made at typical, minimum, and maximum V_{REF} values. Reported delays reflect worst-case of these measurements. V_{REF} values listed are typical. Input waveform switches between V_L and V_H . All rise and fall times must be 1 V/ns.
2. Differential receiver standards all use 250 mV V_{ID} for timing. V_{CM} is different between different standards.
3. Input voltage level from which measurement starts.
4. The value given is the differential input voltage.
5. This is an input voltage reference that bears no relation to the V_{REF}/V_{MEAS} parameters found in IBIS models or shown in [Output Delay Measurement—Single-Ended Test Setup](#) (see page 27).
6. Emulated bi-directional interface.

7.1.2 Output Delay Measurement Methodology

The following section provides information about the methodology for output delay measurement.

Table 23 • Output Delay Measurement Methodology

Standard	Description	R_{REF} (Ω)	C_{REF} (pF)	V_{MEAS} (V)	V_{REF} (V)
PCI	PCIe 3.3 V	25	10	1.65	
LVTTTL33	LVTTTL 3.3 V	1M	0	1.65	
LVC MOS33	LVC MOS 3.3 V	1M	0	1.65	
LVC MOS25	LVC MOS 2.5 V	1M	0	1.25	
LVC MOS18	LVC MOS 1.8 V	1M	0	0.90	
LVC MOS15	LVC MOS 1.5 V	1M	0	0.75	
LVC MOS12	LVC MOS 1.2 V	1M	0	0.60	
SSTL25I	Stub-series terminated logic 2.5 V Class I	50	0	V_{REF}	1.25
SSTL25II	SSTL 2.5 V Class II	50	0	V_{REF}	1.25

Standard	Description	R _{REF} (Ω)	C _{REF} (pF)	V _{MEAS} (V)	V _{REF} (V)
SSTL18I	SSTL 1.8 V Class I	50	0	V _{REF}	0.9
SSTL18II	SSTL 1.8 V Class II	50	0	V _{REF}	0.9
SSTL15I	SSTL 1.5 V Class I	50	0	V _{REF}	0.75
SSTL15II	SSTL 1.5 V Class II	50	0	V _{REF}	0.75
SSTL135I	SSTL 1.35 V Class I	50	0	V _{REF}	0.675
SSTL135II	SSTL 1.35 V Class II	50	0	V _{REF}	0.675
HSTL15I	High-speed transceiver logic (HSTL) 1.5 V Class I	50	0	V _{REF}	0.75
HSTL15II	HSTL 1.5 V Class II	50	0	V _{REF}	0.75
HSTL135I	HSTL 1.35 V Class I	50	0	V _{REF}	0.675
HSTL135II	HSTL 1.35 V Class II	50	0	V _{REF}	0.675
HSTL12	HSTL 1.2 V	50	0	V _{REF}	0.6
HSUL18I	High-speed unterminated logic 1.8 V Class I	50	0	V _{REF}	0.9
HSUL18II	HSUL 1.8 V Class II	50	0	V _{REF}	0.9
HSUL12	HSUL 1.2 V	50	0	V _{REF}	0.6
POD12I	Pseudo open drain (POD) logic 1.2 V Class I	50	0	V _{REF}	0.84
POD12II	POD 1.2 V Class II	50	0	V _{REF}	0.84
LVDS33	LVDS 3.3 V	100	0	0 ¹	0
LVDS25	LVDS 2.5 V	100	0	0 ¹	0
LVDS18	LVDS 1.8 V	100	0	0 ¹	0
RSDS33	Reduced swing differential signaling 3.3 V	100	0	0 ¹	0
RSDS25	RSDS 2.5 V	100	0	0 ¹	0
RSDS18	RSDS 1.8 V	100	0	0 ¹	0
MINILVDS33	Mini-LVDS 3.3 V	100	0	0 ¹	0
MINILVDS25	Mini-LVDS 2.5 V	100	0	0 ¹	0
SUBLVDS33	Sub-LVDS 3.3 V	100	0	0 ¹	0
SUBLVDS25	Sub-LVDS 2.5 V	100	0	0 ¹	0
PPDS33	Point-to-point differential signaling 3.3 V	100	0	0 ¹	0
PPDS25	PPDS 2.5 V	100	0	0 ¹	0
BUSLVDS25	Bus LVDS	100	0	0 ¹	0
MLVDSE25	Multipoint LVDS 2.5 V	100	0	0 ¹	0
LVPECLE33	Low-voltage positive emitter-coupled logic	100	0	0 ¹	0
MIPIE25	Mobile industry processor interface 2.5 V	100	0	0 ¹	0

1. The value given is the differential output voltage.

Standard	STD	-1	Unit
LVC MOS12 (8 mA)	250	300	Mbps

Table 27 • GPIO Maximum Output Buffer Speed

Standard	STD	-1	Unit
LVDS25/LCMDS25	1250	1250	Mbps
LVDS33/LCMDS33	1250	1600	Mbps
RS DS25	800	800	Mbps
MINILVDS25	800	800	Mbps
SUBLVDS25	800	800	Mbps
PPDS25	800	800	Mbps
SLVSE15	500	500	Mbps
BUSLV DSE25	500	500	Mbps
MLVDSE25	500	500	Mbps
LVPECLE33	500	500	Mbps
SSTL25I	800	800	Mbps
SSTL25II	800	800	Mbps
SSTL25I (differential)	800	800	Mbps
SSTL25II (differential)	800	800	Mbps
SSTL18I	800	800	Mbps
SSTL18II	800	800	Mbps
SSTL18I (differential)	800	800	Mbps
SSTL18II (differential)	800	800	Mbps
SSTL15I	800	1066	Mbps
SSTL15II	800	1066	Mbps
SSTL15I (differential)	800	1066	Mbps
SSTL15II (differential)	800	1066	Mbps
HSTL15I	900	900	Mbps
HSTL15II	900	900	Mbps
HSTL15I (differential)	900	900	Mbps
HSTL15II (differential)	900	900	Mbps
HSUL18I	400	400	Mbps
HSUL18II	400	400	Mbps
HSUL18I (differential)	400	400	Mbps
HSUL18II (differential)	400	400	Mbps
PCI	500	500	Mbps
LV TTL33 (20 mA)	500	500	Mbps
LVC MOS33 (20 mA)	500	500	Mbps
LVC MOS25 (16 mA)	500	500	Mbps
LVC MOS18 (12 mA)	500	500	Mbps
LVC MOS15 (10 mA)	500	500	Mbps
LVC MOS12 (8 mA)	250	300	Mbps
MIPIE25	500	500	Mbps

Parameter	Interface Name	Topology	STD Min	STD Typ	STD Max	-1 Min	-1 Typ	-1 Max	Unit	Clock-to-Data Condition
F _{MAX} 4:1	RX_DDRX_B_A	Rx DDR digital mode							MHz	From a HS_IO_CLK clock source, aligned
F _{MAX} 8:1	RX_DDRX_B_A	Rx DDR digital mode							MHz	From a HS_IO_CLK clock source, aligned
F _{MAX} 2:1	RX_DDRX_B_C	Rx DDR digital mode							MHz	From a HS_IO_CLK clock source, centered
F _{MAX} 4:1	RX_DDRX_B_C	Rx DDR digital mode							MHz	From a HS_IO_CLK clock source, centered
F _{MAX} 8:1	RX_DDRX_B_C	Rx DDR digital mode							MHz	From a HS_IO_CLK clock source, centered
F _{MAX} 2:1	RX_DDRX_BL_A	Rx DDR digital mode							MHz	From a HS_IO_CLK clock source, aligned
F _{MAX} 4:1	RX_DDRX_BL_A	Rx DDR digital mode							MHz	From a HS_IO_CLK clock source, aligned
F _{MAX} 8:1	RX_DDRX_BL_A	Rx DDR digital mode							MHz	From a HS_IO_CLK clock source, aligned
F _{MAX} 2:1	RX_DDRX_BL_C	Rx DDR digital mode							MHz	From a HS_IO_CLK clock source, centered
F _{MAX} 4:1	RX_DDRX_BL_C	Rx DDR digital mode							MHz	From a HS_IO_CLK clock source, centered

Parameter	Interface Name	Topology	STD Min	STD Typ	STD Max	-1 Min	-1 Typ	-1 Max	Unit	Clock-to-Data Condition
F _{MAX} 8:1	RX_DDRX_BL_C	Rx DDR digital mode							MHz	From a HS_IO_CLK clock source, centered

Table 32 • I/O Digital Transmit Single-Data Rate Switching Characteristics

Parameter	Interface Name	Topology	STD Min	STD Typ	STD Max	-1 Min	-1 Typ	-1 Max	Unit	Forwarded Clock-to-Data Skew
Output F _{MAX}	TX_SDR_G_A	Tx SDR							MHz	From a global clock source, aligned ¹
	TX_SDR_G_C	Tx SDR							MHz	From a global clock source, centered ¹

1. A centered clock-to-data interface can be created with a negedge launch of the data.

Table 33 • I/O Digital Transmit Double-Data Rate Switching Characteristics

Parameter	Interface Name	Topology	STD Min	STD Typ	STD Max	-1 Min	-1 Typ	-1 Max	Unit	Forwarded Clock-to-Data Skew
Output F _{MAX}	TX_DDR_G_A	Tx DDR			335			335	MHz	From a global clock source, aligned
	TX_DDR_G_C	Tx DDR			335			335	MHz	From a global clock source, centered
	TX_DDR_L_A	Tx DDR			250			250	MHz	From a lane clock source, aligned
	TX_DDR_L_C	Tx DDR			250			250	MHz	From a lane clock source, centered
Output F _{MAX} 2:1	TX_DDRX_B_A	Tx DDR digital mode							MHz	From a HS_IO_CLK clock source, aligned
Output F _{MAX} 4:1	TX_DDRX_B_A	Tx DDR digital mode							MHz	From a HS_IO_CLK clock source, aligned
Output F _{MAX} 8:1	TX_DDRX_B_A	Tx DDR digital mode							MHz	From a HS_IO_CLK clock source, aligned

Parameter	Interface Name	Topology	STD Min	STD Typ	STD Max	-1 Min	-1 Typ	-1 Max	Unit	Forwarded Clock-to-Data Skew
Output F _{MAX} 2:1	TX_DDRX_B_C	Tx DDR digital mode							MHz	From a HS_IO_CLK clock source, centered with PLL
Output F _{MAX} 4:1	TX_DDRX_B_C	Tx DDR digital mode							MHz	From a HS_IO_CLK clock source, centered with PLL
Output F _{MAX} 8:1	TX_DDRX_B_C	Tx DDR digital mode							MHz	From a HS_IO_CLK clock source, centered with PLL
In delay, out delay, DLL delay step sizes			12.7	30	35	12.7	25	29.5	ps	

Table 34 • I/O CDR Switching Characteristics

Parameter	Min	Max	Unit
Data rate	266	1250	Mbps
Receiver Sinusoidal jitter tolerance ¹	0.2		UI

1. Jitter values based on bit error ratio (BER) of 10⁻¹², 80 MHz sinusoidal jitter injected to Rx data.

Note: See the LVDS output buffer specifications for transmit characteristics.

7.2 Clocking Specifications

This section describes the PLL and DLL clocking and oscillator specifications.

7.2.1 Clocking

The following table provides clocking specifications.

Table 35 • Global and Regional Clock Characteristics (–40 °C to 100 °C)

Parameter	Symbol	V _{DD} = 1.0 V STD	V _{DD} = 1.0 V –1	V _{DD} = 1.05 V STD	V _{DD} = 1.05 V –1	Unit	Condition
Global clock F _{MAX}	F _{MAXG}	500	500	500	500	MHz	
Regional clock F _{MAX}	F _{MAXR}	375	375	375	375	MHz	Transceiver interfaces only
	F _{MAXR}	250	250	250	250	MHz	All other interfaces
Global clock duty cycle distortion	T _{D CDG}	190	190	190	190	ps	At 500 MHz

Parameter	Symbol	Min	Typ	Max	Unit
Operating current (V_{DD18})	RC _{SCVPP}			0.1	μ A
Operating current (V_{DD})	RC _{SCVDD}			60.7	μ A

Parameter	Symbol	STD Min	STD Typ	STD Max	-1 Min	-1 Typ	-1 Max	Unit
Reference clock input rate ^{1, 2, 3}	F _{XCVRREFCLKMAX} CASCADE	20		156	20		156	MHz
Reference clock rate at the PFD ⁴	F _{TXREFCLKPFD}	20		156	20		156	MHz
Reference clock rate recommended at the PFD for Tx rates 10 Gbps and above ⁴	F _{TXREFCLKPFD10G}	75		156	75		156	MHz
Tx reference clock phase noise requirements to meet jitter specifications (156 MHz clock at reference clock input) ⁵	F _{TXREFPN}			-110			-110	dBc /Hz
Phase noise at 10 KHz	F _{TXREFPN}			-110			-110	dBc /Hz
Phase noise at 100 KHz	F _{TXREFPN}			-115			-115	dBc /Hz
Phase noise at 1 MHz	F _{TXREFPN}			-135			-135	dBc /Hz
Reference clock input rise time (10%–90%)	T _{REFRISE}		200	500		200	500	ps
Reference clock input fall time (90%–10%)	T _{REFFALL}		200	500		200	500	ps
Reference clock duty cycle	T _{REFDUTY}	40		60	40		60	%
Spread spectrum modulation spread ⁶	Mod_Spread	0.1		3.1	0.1		3.1	%
Spread spectrum modulation frequency ⁷	Mod_Freq	TxREF CLKPFD/ (128)	32	TxREF CLKPFD/ (128*63)	TxREF CLKPFD/ (128)	32	TxREF CLKPFD/ (128*63)	KHz

1. See the maximum reference clock rate allowed per input buffer standard.
2. The minimum value applies to this clock when used as an XCVR reference clock. It does not apply when used as a non-XCVR input buffer (DC input allowed).
3. Cascaded reference clock.
4. After reference clock input divider.
5. Required maximum phase noise is scaled based on actual F_{TxRefClkPFD} value by $20 \times \log_{10}(\text{TxRefClkPFD} / 156 \text{ MHz})$. It is assumed that the reference clock divider of 4 is used for these calculations to always meet the maximum PFD frequency specification.
6. Programmable capability for depth of down-spread or center-spread modulation.
7. Programmable modulation rate based on the modulation divider setting (1 to 63).

7.4.3 Transceiver Reference Clock I/O Standards

The following table describes the differential I/O standards supported as transceiver reference clocks.

Parameter	Symbol	Min	Typ	Max	Unit	Condition
		0.41			UI	>3.2–8.5 Gbps ⁵
		0.41			UI	>1.6 to 3.2 Gbps ⁵
		0.41			UI	>0.8 to 1.6 Gbps ⁵
		0.41			UI	250 to 800 Mbps ⁵
Total jitter tolerance with stressed eye	T _{TJTOLSE}	0.65			UI	3.125 Gbps ⁵
		0.65			UI	6.25 Gbps ⁶
		0.7			UI	10.3125 Gbps ⁶
					UI	12.7 Gbps ^{6, 10}
Sinusoidal jitter tolerance with stressed eye	T _{SJTOLSE}	0.1			UI	3.125 Gbps ⁵
		0.05			UI	6.25 Gbps ⁶
		0.05			UI	10.3125 Gbps ⁶
					UI	12.7 Gbps ^{6, 10}
CTLE DC gain (all stages, max settings)				10	dB	
CTLE AC gain (all stages, max settings)				16	dB	
DFE AC gain (per 5 stages, max settings)				7.5	dB	

- Valid at 3.2 Gbps and below.
- Data vs. Rx reference clock frequency.
- Achieves compliance with PCIe electrical idle detection.
- Achieves compliance with SATA OOB specification.
- Rx jitter values based on bit error ratio (BER) of 10–12, AC coupled input with 400 mV V_{ID}, all stages of Rx CTLE enabled, DFE disabled, 80 MHz sinusoidal jitter injected to Rx data.
- Rx jitter values based on bit error ratio (BER) of 10–12, AC coupled input with 400 mV V_{ID}, all stages of Rx CTLE enabled, DFE enabled, 80 MHz sinusoidal jitter injected to Rx data.
- For PCIe: Low Threshold Setting = 1, High Threshold Setting = 2.
- For SATA: Low Threshold Setting = 2, High Threshold Setting = 3.
- Loss of signal detection is valid for input signals that transition at a density ≥1 Gbps for PRBS7 data or 6 Gbps for PRBS31 data.
- For data rates greater than 10.3125 Gbps, VDDA must be set to 1.05 V mode. See supply tolerance in the section [Recommended Operating Conditions \(see page 6\)](#).

7.5 Transceiver Protocol Characteristics

The following section describes transceiver protocol characteristics.

7.5.1 PCI Express


The following tables describe the PCI express.

Table 54 • PCI Express Gen1

Parameter	Data Rate	Min	Max	Unit
Total transmit jitter	2.5 Gbps		0.25	UI
Receiver jitter tolerance	2.5 Gbps	0.4		UI

Note: With add-in card, as specified in PCI Express CEM Rev 2.0.

Figure 3 • UJTAG Timing Diagram



7.8.2 UJTAG_SEC Switching Characteristics

The following table describes characteristics of UJTAG_SEC switching.

Table 89 • UJTAG Security Performance Characteristics

Parameter	Symbol	Min	Typ	Max	Unit	Condition
TCK frequency	F_{TCK}				MHz	

7.8.3 USPI Switching Characteristics

The following section describes characteristics of USPI switching.

Table 90 • SPI Macro Interface Timing Characteristics

Parameter	Symbol	$V_{DD1} = 3.3\text{ V}$ Max	$V_{DD1} = 2.5\text{ V}$ Max	$V_{DD1} = 1.8\text{ V}$ Max	$V_{DD1} = 1.5\text{ V}$ Max	$V_{DD1} = 1.2\text{ V}$ Max	Unit
Propagation delay from the fabric to pins ¹	TPD_MOSI	0.8	1	1.2	1.4	1.6	ns
	TPD_MISO	3.5	3.75	4	4.25	4.5	ns
	TPD_SS	3.5	3.75	4	4.25	4.5	ns
	TPD_SCK	3.5	3.75	4	4.25	4.5	ns
	TPD_MOSI_OE	3.5	3.75	4	4.25	4.5	ns
	TPD_SS_OE	3.5	3.75	4	4.25	4.5	ns
	TPD_SCK_OE	3.5	3.75	4	4.25	4.5	ns

- Assumes CL of the relevant I/O standard as described in the input and output delay measurement tables.

Parameter	Symbol	Typ	Max	Unit
Time from negation of RESPONSE to all I/Os re-enabled	T _{CLR_IO_DISABLE}	28	38	μs
Time from triggering the response to security locked	T _{LOCKDOWN}			ns
Time from negation of RESPONSE to earlier security unlock condition	T _{CLR_LOCKDOWN}			ns
Time from triggering the response to device enters RESET	T _{tr_RESET}	11.7	14	μs
Time from triggering the response to start of zeroization	T _{tr_ZEROLISE}	7.4	8.2	ms

7.8.5 System Controller Suspend Switching Characteristics

The following table describes the characteristics of system controller suspend switching.

Table 95 • System Controller Suspend Entry and Exit Characteristics

Parameter	Symbol	Definition	Typ	Max	Unit
Time from TRSTb falling edge to SUSPEND_EN signal assertion	T _{suspend_tr} ^{1,2}	Suspend entry time from TRST_N assertion	42	44	ns
Time from TRSTb rising edge to ACTIVE signal assertion	T _{suspend_exit}	Suspend exit time from TRST_N negation	361	372	ns

- ACTIVE indicates that the system controller is inactive or active regardless of the state of SUSPEND_EN.
- ACTIVE signal must never be asserted with SUSPEND_EN is asserted.

7.8.6 Dynamic Reconfiguration Interface

The following table provides interface timing information for the DRI, which is an embedded APB slave interface within the FPGA fabric that does not use FPGA resources.

Table 96 • Dynamic Reconfiguration Interface Timing Characteristics

Parameter	Symbol	Max	Unit
PCLK frequency	F _{PD_PCLK}	200	MHz

7.9 Power-Up to Functional Timing

Microsemi non-volatile FPGA technology offers the fastest boot-time of any mid-range FPGA in the market. The following tables describes both cold-boot (from power-on) and warm-boot (assertion of DEVRST_N pin or assertion of reset from the tamper macro) timing. The power-up diagrams assume all power supplies to the device are stable.

7.9.1 Power-On (Cold) Reset Initialization Sequence

The following cold reset timing diagram shows the initialization sequencing of the device.

7.9.4 Design Dependence of T_{PUFT} and T_{WRFT}

Some phases of the device initialization are user design-dependent, as the device automatically initializes certain resources to user-specified configurations if those resources are used in the design. It is necessary to compute the overall power-up to functional time by referencing the following tables and adding the relevant phases, according to the design configuration. The following equation refers to timing parameters specified in the above timing diagrams. Please note T_{PCIE}, T_{XCVR}, T_{LSRAM}, and T_{USRAM} can be found in the PolarFire FPGA device power-up and resets user guide UG0725.

$$T_{PUFT} = T_{FAB_READY(cold)} + \max((T_{PCIE} + T_{XCVR} + T_{LSRAM} + T_{USRAM}), T_{CALIB})$$

$$T_{WRFT} = T_{FAB_READY(warm)} + \max((T_{PCIE} + T_{XCVR} + T_{LSRAM} + T_{USRAM}), T_{CALIB})$$

Note: T_{PCIE}, T_{XCVR}, T_{LSRAM}, T_{USRAM}, and T_{CALIB} are common to both cold and warm reset scenarios.

Auto-initialization of FPGA (if required) occurs in parallel with I/O calibration. The device may be considered fully functional only when the later of these two activities has finished, which may be either one, depending on the configuration, as may be calculated from the following tables. Note that I/O calibration may extend beyond T_{PUFT} (as I/O calibration process is independent of main device power-on and is instead dependent on I/O bank supply relative power-on time and ramp times). The previous timing diagram for power-on initialization shows the earliest that I/Os could be enabled, if the I/O power supplies are powered on before or at the same time as the main supplies.

7.9.5 Cold Reset to Fabric and I/Os (Low Speed) Functional

The following table specifies the minimum, typical, and maximum times from the power supplies reaching the above trip point levels until the FPGA fabric is operational and the FPGA I/Os are functional for low-speed (sub 400 MHz) operation.

Table 99 • Cold Boot

Power-On (Cold) Reset to Fabric and I/O Operational	Min	Typ	Max	Unit
Time when input pins start working – T _{IN_ACTIVE(cold)}	1.17	4.51	7.84	ms
Time when weak pull-ups are enabled – T _{PU_PD_ACTIVE(cold)}	1.17	4.51	7.84	ms
Time when fabric is operational – T _{FAB_READY(cold)}	1.20	4.54	7.87	ms
Time when output pins start driving – T _{OUT_ACTIVE(cold)}	1.22	4.56	7.89	ms

7.9.6 Warm Reset to Fabric and I/Os (Low Speed) Functional

The following table specifies the minimum, typical, and maximum times from the negation of the warm reset event until the FPGA fabric is operational and the FPGA I/Os are functional for low-speed (sub 400 MHz) operation.

Table 100 • Warm Boot

Warm Reset to Fabric and I/O Operational	Min	Typ	Max	Unit
Time when input pins start working – T _{IN_ACTIVE(warm)}	0.91	1.76	2.62	ms
Time when weak pull-ups/pull-downs are enabled – T _{PU_PD_ACTIVE(warm)}	0.91	1.76	2.62	ms
Time when fabric is operational – T _{FAB_READY(warm)}	0.94	1.79	2.65	ms
Time when output pins start driving – T _{OUT_ACTIVE(warm)}	0.96	1.81	2.67	ms

7.9.7 Miscellaneous Initialization Parameters

In the following table, T_{FAB_READY} refers to either T_{FAB_READY(cold)} or T_{FAB_READY(warm)} as specified in the previous tables, depending on whether the initialization is occurring as a result of a cold or warm reset, respectively.